Partitioning methodology for dynamically reconfigurable embedded systems

IEE Proceedings: Computers and Digital Techniques

Volumn 147, Issue 6, 2000, Pages 391-396

  Harkin, J ^a   McGinnity, T M ^a   Maguire, L P ^a  

^a UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED LOGIC DESIGN; COMPUTER HARDWARE; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION;

HARDWARE-SOFTWARE PARTITIONING; RECONFIGURABLE EMBEDDED SYSTEMS;

EMBEDDED SYSTEMS;

EID: 0034313232     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20000871     Document Type: Article

References (26)

1. ERNST, R., HENKEL, J., and BENNER, T.: Hardware-software cosynthesis for microcontrollers, IEEE Design Test Comptit., 1993, 10, pp. 64-75
2. BROWN, S., and ROSE, J.: FPGA and CPLD architectures: A tutorial, IEEE Design Test Comput., 1996, 13, (2), pp. 42-57
3. JANTSCH, A., ELLERVEE, P., OBERG, J., and HEMANI, A.: A case study on hardware/software partitioning. IEEE workshop on FPGAsfor custom computing machines, 1994, pp. 111-118
4. COLET, P.: When DSPs and FPGAs meet: Optimising image processing architectures, Adv. Imaging, 1997, 12, (9), pp. 14-18
5. JAIN, S., BALAKRISHNAN, M., KUMAR, A., and KUMAR, S.: Speeding up program execution using reconfigurable hardware and a hardware function library. Proceedings of IEEE international conference on VLSI design, 1998, pp. 400-405
6. RAZADAN, R., and SMITH, M.D.: A high-performance microarchitecture with hardware-programmable functional units. Proceedings of MICRO-27, 1994, pp. 172-180
7. ATHANAS, P.M., and SILVERMAN, H.F.: Processor reconfiguration through instruction-set metamorphosis, IEEE Computer, 1993, 26, (3), pp. 11-18
8. EDWARDS, M., and FORREST, J.: Software acceleration using programmable hardware devices, Pmc. IEE Comput. Digit. Tech., 1996, 143, (1), pp. 55-63
9. JANTSCH, A., and ELLERVEE, P.: Hardware-software partitioning and minimising interface traffic. Proceedings of European Conference on Design automation, 1994, pp. 226-231
10. HARDT, W.: An automated approach to HW/SW codesign. Presented at the IEE colloquium on Partitioning hardware/sofrirare codesign, 1995, 4, pp. 4.1-4.11
11. CHICHKOV, A.V, and ALM1EDA, C.B.: An hardware-software partitioning algorithm for custom computing machines. Proceedings of the 7th international workshop on Field programmable logic, 1997, pp. 274-283
12. CHATHA, K., and VEMURI, R.: Hardware-software codesign for dynamically reconfigurable architectures. Proceedings of the 9th international workshop on Field programmable logic & applications, 1999, pp.175-184
13. ERNST, R., and HENKEL, J.: High-level estimation techniques for usage in hardware-software codesign. Proceedings of Asian & South Pacific Conference on Design automation, 1998, pp. 353-360
14. BAKSHI, S., and GAJSKI, D.: Partitioning and pipelining for performance-constrained hardware/software systems, IEEE Trans. VLSI Syst., 1999, 7, (4), pp. 419-432
15. WIRTHL1N, M.J., and HUTCHINGS, B.L.: Improving functional density using run-time circuit reconfiguration, IEEE Trans. VLSI Syst., 1998, 6, (2), pp. 247-256
16. HUTCHINGS, B.L., and WIRTHLIN, M.J.: Implementation approaches for reconfigurable logic applications. Proceedings of Field programmable logic and applications, 1995, pp. 419-428
17. HARKIN, J., McGINNITY, T.M., and MAGUIRE, L.P.: Hardware-software partitioning applied to embedded reconfigurable systems. Proceedings of Irish Conference on Signals and systems, 1999, pp. 251-260
18. XC6216 datasheet ver. 1.10 (Xilinx Corporation, San Jose, CA, USA, 1997)
19. ART Builder datasheet (Frontier Design, Melbourne, FL, USA, 2000)
20. De MICHELI, G.: Hardware synthesis from C/C++ models. Proceedings of DATE, 1999, pp. 382-383
21. LARUS, J.: Efficient program tracing, IEEE Computer, 1993, 26, (5), pp. 52-61
22. ABRUZZO, J.: Applicability of CORDIC algorithm to arithmetic processing. Proceedings of the 18th Asilomar conference on Circuits, systems and computers, 1984, pp. 79-86
23. AMDAHL, G.M.: Validity of the single processor approach to achieving large scale computing capabilities. Proceedings of the AFIPS conference, 1967, pp. 483-485
24. DELLER, J.R., PROAKIS, J.G., and HANSEN, J.H.L.: Discrete-time processing of speech signals (Prentice-Hall, 1987, 2nd edn.)
25. PARKER, J.R.: Algorithms for image processing and computer vision (Wiley, 1997) .;
26. HARKIN, J., McGINNITY, X, and MAGUIRE, L.: Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms. Presented at the IEEE Conference on Fieldprogrammable custom computing machines, 2000