Hardware software partitioning with integrated hardware design space exploration

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 28-35

  Srinivasan, Vinoo ^a   Radhakrishnan, Shankar ^a   Vemuri, Ranga ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN ALTERNATIVES; GENETIC OPERATORS; HARDWARE DESIGN SPACE EXPLORATION; HARDWARE SOFTWARE PARTITIONING; IMAGE PROCESSING APPLICATIONS; INTEGRATED APPROACH; INTEGRATED METHODOLOGY; TASK GRAPH;

DESIGN; EMBEDDED SYSTEMS; IMAGE PROCESSING;

HARDWARE;

EID: 84893806240     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655833     Document Type: Conference Paper

References (30)

1. R. Ernst, J. Henkel, T. Benner. "Hardware-Software Cosynthesis for Microcontrollers". In IEEE. Design &Test of Computers, pages 64-75, December 1993.
2. R.K. Gupta, G.De Micheli. "Hardware-Software Cosyn-thesis for Digital Systems". In IEEE. Design &Test of Computers, pages 29-40, September 1992.
3. N. Woo, A.E. Dunlop, W. Wolf. "Codesign from Cospecification". In IEEE. Computer, pages 42-47, January 1994.
4. G. De Micheli. "Computer-Aided Hardware Software Codesign". In IEEE Micro, pages 10-16, Aug 1994.
5. R.K. Gupta, G.De Micheli. "System-level Synthesis using Re-programmable Components". In Proc. European De-sign Automation Conference, pages 2-7, 1992.
6. J.Hou, W.Wolf. "Process Partitioning for Distributed Em-bedded Systems". In Fourth International workshop on Hardware/Software codesign, pages 70-76, March 1996.
7. D.E. Thomas J.K. Adams, H. Schmit. "A Model and Methodology for Hardware-Software Codesign". In IEEE. Design &Test of Computers, pages 6-15, September 1992.
8. Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli. "System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search". In De-sign Automation for Embedded Systems, 2, Kluwer Aca-demic Publishers, pages 5-32, 1997.
9. V. Catania, M. Malgeri, M. Russo. "Applying Fuzzy Logic To Codesign Partitioning". In IEEE Micro, pages 62-70, June 1997.
10. Stephen A. Blythe, R.A.Walker. "Toward a Practical Methodology for Completely Characterizing the Optimal Design Space". In 9th International Symposium on Sys-tem Synthesis, Nov 1996.
11. Samit Chaudhuri, Stephen A. Blythe, R.A.Walker. "A so-lution methodology for exact design space exploration in a 3D Design Space". In IEEE Trans. on VLSI, March 1997.
12. J.Septien et. al. "Heuristics for Branch and Bound Global Allocation". In Proceedings of the European Design Au-tomation Conference, 1992.
13. I. Ahmad, M.K. Dhodhi, C.Y.R. Chen. "Integrated Scheduling, Allocation and Module Selection for Design Space Exploration in HLS". In IEE Proc. on Computers and Digital Tech, pages 65-71, Jan 1995.
14. Dutta R., J. Roy and Ranga Vemuri. "Distributed Design Space Exploration for High-Level Synthesis Systems". In 29th Design Automation Conference, June 1992.
15. Holland J. Adaptation in Natural and Artificial Systems. Ann Arbor: University of Michigan Press, 1975.
16. F. Sfianchez, J. Cortadella. "Resource-constrained software pipelining for high-level synthesis of DSP systems". In Al-gorithms and Parallel VLSI Architectures III, pages 377-388, 1995.
17. M. Lam. "Software Pipelining: An effiective scheduling technique for VLIW machines". In Proc. of SIGPLAN, pages 318-328, June 1988.
18. A. Aiken, A. Nicolau. "Perfect Pipelining: A new loop parallelization technique". In Lecture notes in Computer Science, volume 300, pages 221-235, March 1988.
19. N. Park, A.C. Parker. "Sehwa: A software package for synthesis of pipelines from behavioral specifications ". In IEEE Trans. on CAD, volume 7, pages 356-370, March 1988.
20. Quantify Users Guide. Pure Software, Sunnyvale, CA, 1975.
21. D. Gajski, N. Dutt, A. Wu. High-Level Synthesis: In-troduction to Chip and System Design. Kluwer Academic Publishers, 1992.
22. G. De Micheli. Synthesis and optimization of digital cir-cuits. Mc Graw Hill, 1994.
23. Samit Chaudhuri, R.A.Walker. "Computing Lower Bound on Functional Units before Scheduling". In IEEE Trans. on VLSI, June 1996.
24. Sreenivasa Rao D., F.J.Kurdahi. "Heirarchical Design Space Exploration for a Class of Digital Systems". In IEEE Trans. on VLSI, 1993.
25. Cohoon, J., and W. Paris. "Genetic Placement". In IEEE Trans. on CAD, vol. CAD-6 No. 6, pages 956-964, Nov. 1987.
26. Shahookar, K., P. Mazumdar. "A Genetic Approach to Standard Cell Placement using Meta-genetic Parameter Optimization". In IEEE Trans. on CAD, vol. 9 No. 5, pages 500-511, Nov. 1990.
27. Ram Vemuri. "Genetic algorithms for Partitioning, Place-ment, and Layer Assignment for Multichip Modules". PhD thesis, University of Cincinnati, USA, July 1994.
28. Goldberg, D.E. Genetic Algorithms in Search, Optimiza-tion, and Machine Learning,. Addison-Wesley, Reading, MA, 1989.
29. Davis, L. Handbook of Genetic Algotithms. Van Nostrand, Reinhold, NY, 1989.
30. S. Kirkpatrick, C.D. Gelatt, M.P. Vecchi. "Optimization by Simulated Annealing". In Science, vol 220, no.4598, pages 671-680, 1983.