메뉴 건너뛰기




Volumn 51, Issue 6, 2004, Pages 985-994

Analysis and optimization of coplanar RLC lines for GSI global interconnection

Author keywords

Crosstalk; Inductance; Interconnects; Repeaters; System analysis and design; System optimization; Transmission line theory

Indexed keywords

CROSSTALK; INDUCTANCE; MICROPROCESSOR CHIPS; OPTIMIZATION;

EID: 2942648498     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2004.829517     Document Type: Article
Times cited : (11)

References (32)
  • 1
    • 0002007506 scopus 로고    scopus 로고
    • Progress in digital integrated circuits
    • G. E. Moore, "Progress in digital integrated circuits," in IEDM Tech. Dig., Dec. 1975, pp. 11-13.
    • IEDM Tech. Dig., Dec. 1975 , pp. 11-13
    • Moore, G.E.1
  • 3
    • 33646924323 scopus 로고    scopus 로고
    • Impact of small process geometry on microarchitectures in systems on a chip
    • May
    • D. Sylvester and K. Keutzer, "Impact of small process geometry on microarchitectures in systems on a chip," Proc. IEEE, vol. 89, pp. 467-489, May 2001.
    • (2001) Proc. IEEE , vol.89 , pp. 467-489
    • Sylvester, D.1    Keutzer, K.2
  • 4
    • 33747557398 scopus 로고    scopus 로고
    • High-performance interconnects: An integration overview
    • May
    • R. H. Havemann and J. A. Hutchby, "High-performance interconnects: an integration overview," Proc. IEEE, vol. 89, pp. 586-601, May 2001.
    • (2001) Proc. IEEE , vol.89 , pp. 586-601
    • Havemann, R.H.1    Hutchby, J.A.2
  • 5
    • 0029207481 scopus 로고
    • Performance trends in high-end processors
    • Jan.
    • G. A. Sai-Halasz, "Performance trends in high-end processors," Proc. IEEE, vol. 84, pp. 20-36, Jan. 1995.
    • (1995) Proc. IEEE , vol.84 , pp. 20-36
    • Sai-Halasz, G.A.1
  • 6
    • 33747574386 scopus 로고    scopus 로고
    • Analytical modeling and characterization of deep-submicron interconnect
    • May
    • D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicron interconnect," Proc. IEEE, vol. 89, pp. 634-664, May 2001.
    • (2001) Proc. IEEE , vol.89 , pp. 634-664
    • Sylvester, D.1    Hu, C.2
  • 7
    • 0022061669 scopus 로고
    • Optimal interconnect circuits for VLSI
    • May
    • H. B. Bakoglu and J. D. Meindl, "Optimal interconnect circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, pp. 903-909, May 1985.
    • (1985) IEEE Trans. Electron Devices , vol.ED-32 , pp. 903-909
    • Bakoglu, H.B.1    Meindl, J.D.2
  • 8
    • 0027222295 scopus 로고
    • Closed expressions for interconnection delay, coupling, and crosstalk in VLSIs
    • Jan.
    • T. Sakurai, "Closed expressions for interconnection delay, coupling, and crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
    • (1993) IEEE Trans. Electron Devices , vol.40 , pp. 118-124
    • Sakurai, T.1
  • 9
    • 0034317044 scopus 로고    scopus 로고
    • Compact distributed RLC interconnect models-single-line transient, time delay, and overshoot expressions
    • Nov.
    • J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models-single-line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, pp. 2068-2087, Nov. 2000.
    • (2000) IEEE Trans. Electron Devices , vol.47 , pp. 2068-2087
    • Davis, J.A.1    Meindl, J.D.2
  • 10
    • 0001032562 scopus 로고
    • Inductance calculations in a complex integrated circuit environment
    • Sept.
    • A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., vol. 16, no. 5, pp. 470-481, Sept. 1972.
    • (1972) IBM J. Res. Develop. , vol.16 , Issue.5 , pp. 470-481
    • Ruehli, A.E.1
  • 11
    • 0036999762 scopus 로고    scopus 로고
    • On-chip induction modeling: Basics and advanced methods
    • Dec.
    • M. W. Beattie and L. T. Pilleggie, "On-chip induction modeling: Basics and advanced methods," IEEE Trans. VLSI Syst., vol. 10, pp. 712-729, Dec. 2002.
    • (2002) IEEE Trans. VLSI Syst. , vol.10 , pp. 712-729
    • Beattie, M.W.1    Pilleggie, L.T.2
  • 12
    • 0037002419 scopus 로고    scopus 로고
    • A comprehensive 2-D inductance modeling approach for VLSI interconnects: Frequency-dependent extraction and compact circuit model synthesis
    • Dec.
    • G. V. Kopcsay, B. Krauter, D. Widiger, A. Deutsch, B. J. Rubin, and H. H. Smith, "A comprehensive 2-D inductance modeling approach for VLSI interconnects: Frequency-dependent extraction and compact circuit model synthesis," IEEE Trans. VLSI Syst., vol. 10, pp. 665-711, Dec. 2002.
    • (2002) IEEE Trans. VLSI Syst. , vol.10 , pp. 665-711
    • Kopcsay, G.V.1    Krauter, B.2    Widiger, D.3    Deutsch, A.4    Rubin, B.J.5    Smith, H.H.6
  • 13
    • 0034317260 scopus 로고    scopus 로고
    • The first IA-64 microprocessor
    • Nov.
    • S. Rusu et al., "The first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1539-1544, Nov. 2000.
    • (2000) IEEE J. Solid-State Circuits , vol.35 , pp. 1539-1544
    • Rusu, S.1
  • 14
    • 6644227176 scopus 로고    scopus 로고
    • The first MAJC microprocessor: A dual CPU system-on-a-chip
    • Nov.
    • A. Kowalczyk et al., "The first MAJC microprocessor: A dual CPU system-on-a-chip," IEEE J. Solid-State Circuits, vol. 36, pp. 1609-1616, Nov. 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , pp. 1609-1616
    • Kowalczyk, A.1
  • 17
    • 0035212465 scopus 로고    scopus 로고
    • Formulae and applications of interconnect estimation considering shield insertion and net ordering
    • J. Ma and L. He, "Formulae and applications of interconnect estimation considering shield insertion and net ordering," in Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, Nov. 2001, pp. 327-332.
    • Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, Nov. 2001 , pp. 327-332
    • Ma, J.1    He, L.2
  • 19
    • 0000090413 scopus 로고    scopus 로고
    • An interconnect-centric design flow for nanometer technologies
    • Apr.
    • J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, pp. 505-528, Apr. 2001.
    • (2001) Proc. IEEE , vol.89 , pp. 505-528
    • Cong, J.1
  • 20
    • 0035704586 scopus 로고    scopus 로고
    • Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)
    • Dec.
    • R. Venkatesan, J. A. Davis, K. A. Bowman, and J. D. Meindl, "Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)," IEEE Trans. VLSI Syst., vol. 9, pp. 899-912, Dec. 2001.
    • (2001) IEEE Trans. VLSI Syst. , vol.9 , pp. 899-912
    • Venkatesan, R.1    Davis, J.A.2    Bowman, K.A.3    Meindl, J.D.4
  • 22
    • 0033719714 scopus 로고    scopus 로고
    • An integrated architecture for global interconnects in a gigascale system-on-a-chip
    • P. Zarkesh-Ha and J. D. Meindl, "An integrated architecture for global interconnects in a gigascale system-on-a-chip," in Symp. VLSI Tech. Dig., June 2000, pp. 194-195.
    • Symp. VLSI Tech. Dig., June 2000 , pp. 194-195
    • Zarkesh-Ha, P.1    Meindl, J.D.2
  • 26
    • 0001096424 scopus 로고    scopus 로고
    • On-chip wiring design challenges for gigahertz operation
    • Apr.
    • A. Deutsch et al., "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, vol. 89, pp. 529-554, Apr. 2001.
    • (2001) Proc. IEEE , vol.89 , pp. 529-554
    • Deutsch, A.1
  • 27
  • 29
    • 0034317044 scopus 로고    scopus 로고
    • Compact distributed RLC interconnect models. II. Single line transient, time delay, and overshoot expressions
    • Nov.
    • J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models. II. Single line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, pp. 2068-2087, Nov. 2000.
    • (2000) IEEE Trans. Electron Devices , vol.47 , pp. 2068-2087
    • Davis, J.A.1    Meindl, J.D.2
  • 30
    • 0035718379 scopus 로고    scopus 로고
    • Analytical models for coupled distributed RLC lines with ideal and nonideal return paths
    • A. Naeemi, J. A. Davis, and J. D. Meindl, "Analytical models for coupled distributed RLC lines with ideal and nonideal return paths," in IEDM Tech. Dig., Dec. 2001, pp. 689-692.
    • IEDM Tech. Dig., Dec. 2001 , pp. 689-692
    • Naeemi, A.1    Davis, J.A.2    Meindl, J.D.3
  • 31
    • 0037818361 scopus 로고    scopus 로고
    • Unified models for time delay, crosstalk and repeater insertion
    • Apr.
    • R. Venkartesan, J. A. Davis, and J. D. Meindl, "Unified models for time delay, crosstalk and repeater insertion," IEEE Trans. Electron Devices, vol. 50, pp. 1094-1102, Apr. 2003.
    • (2003) IEEE Trans. Electron Devices , vol.50 , pp. 1094-1102
    • Venkartesan, R.1    Davis, J.A.2    Meindl, J.D.3
  • 32
    • 0036470595 scopus 로고    scopus 로고
    • Real time resistivity measurement during sputter deposition of ultrathin copper films
    • Feb.
    • E. V. Barnat, D. Nagakura, P. I. Wang, and T. M. Lu, "Real time resistivity measurement during sputter deposition of ultrathin copper films," J. Appl. Phys., pp. 1667-1672, Feb. 2002.
    • (2002) J. Appl. Phys. , pp. 1667-1672
    • Barnat, E.V.1    Nagakura, D.2    Wang, P.I.3    Lu, T.M.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.