Optimal global interconnects for GSI

IEEE Transactions on Electron Devices

Volumn 50, Issue 4, 2003, Pages 980-987

  Naeemi, Azad ^a   Venkatesan, Raguraman ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Inductance; Interconnections; Repeaters; System analysis and design; System optimization

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; ELECTRIC CONNECTORS; ELECTRIC WIRE; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; TELECOMMUNICATION REPEATERS;

DATA-FLUX DENSITY; GLOBAL INTERCONNECTS;

CMOS INTEGRATED CIRCUITS;

EID: 0038494696     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.812104     Document Type: Article

References (21)

1. International Technology Roadmap for Semiconductors (ITRS), 2001 ed., Semiconductor Industry Assoc., San Jose, CA.
2. D. Sylvester and K. Keutzer, "Impact of small process geometry on microarchitectures in systems on a chip," Proc. IEEE, vol. 89, pp. 467-489, Apr. 2001.
3. R. H. Havemann and J. A. Hutchby, "High-performance interconnects: An integration overview," Proc. IEEE, vol. 89, no. 5, pp. 586-601, May 2001.
4. H. B. Bakoglu and J. D. Meindl, "Optimal interconnect circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, pp. 903-909, May 1985.
5. D. Bradley, P. Mahoney, and B. Stackhouse, "The 16 kB single-cycle read access cache on a next-generation 64b Itanium microprocessor," in ISSCC Tech. Dig. Papers, Feb. 2002, pp. 110-111.
6. R. Riedlinger and T. Grukowski, "The high-bandwidth 256 kB 2nd level cache on an Itanium microprocessor," in IEEE ISSCC Dig. Tech. Papers, Feb. 2002, pp. 418-419.
7. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI) - Parts I and II," IEEE Trans. Electron Devices, vol. 45, pp. 580-597, Mar. 1998.
8. R. Venkatesan, J. A. Davis, K. A. Bowman, and J. D. Meindl, "Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)," IEEE Trans. VLSI Syst., vol. 9, pp. 899-912, Dec. 2001.
9. A. B. Kahng and D. Stroobant, "Wiring layer assignment with consistent stage delays," in Proc. Int. Workshop Syst. Level Interconnect Prediction, San Diego, CA, Apr. 2000, pp. 115-122.
10. P. Zarkesh-Ha and J. D. Meindl, "An integrated architecture for global; interconnects in a gigascale system-on-a-chip," in Proc. IEEE VLSI Symp., June 2000, pp. 194-195.
11. J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, pp. 505-528, Apr. 2001.
12. RAPHAEL: Interconnect Anal. Program, TMA Inc., Sunnyvale, CA, 1996.
13. R. Venkatesan, J. A. Davis, and J. D. Meindl, "A physical model for the transient response of capacitively loaded distributed RLC interconnects," in Proc. DAC, June 2002, pp. 763-766.
14. J. D. Meindl, R. Venkatesan, J. A. Davis, J. Joiner, A. Naeemi, P. Zarkesh-Ha, M. S. Bakir, T. M. Mule, P. A. Kohl, and K. P. Martin, "Interconnecting device opportunities for gigascale integration (GSI)," in IEDM Tech. Dig., Dec. 2001, pp. 525-528.
15. A. Deutsch, G. V. Kopcsay, P. W. Coteus, C. W. Surovic, P. Dahlenz, D. L. Heckmann, and D. W. Duan, "Bandwidth prediction for high-performance interconnects," in Proc. Electron. Components Technol. Conf., May 2000, pp. 256-66.
16. J. A. Davis and J. D. Meindl, "Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions," IEEE Trans. Electron Devices, vol. 47, pp. 2068-2087, Nov 2000.
17. J. C. Eble, V. K. De, D. S. Wills, and J. D. Meindl, "Minimum repeater count, size, and energy dissipation for gigascale integration interconnects," in Proc. IEEE Int. Interconnect Technol. Conf., June 1998, pp. 56-58.
18. A. Naeemi and J. D. Meindl, "An optimal partition between on-chip and on-board interconnects," in Proc. IEEE Int. Interconnect Technol. Conf., June 2001, pp. 131-133.
19. J. C. Eble, "A generic system simulator with novel on-chip cache and throughput models for gigascale integration," Ph.D. dissertation, Georgia Tech. Atlanta, GA, 1998.
20. Q. Chen, J. A. Davis, and P. Zarkesh-Ha, "A compact physical via blockage model," IEEE Trans. VLSI Syst., vol. 8. pp. 689-692, Dec. 2000.
21. T. Sakurai, "Superconnect technology," IEICE Trans. Electron, vol. E84-C, no. 12, Dec. 2001.