Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 4, 1999, Pages 536-548

  Stojanovic, Vladimir ^a   Oklobdzija, Vojin G ^b  

^a JOANNEUM RESEARCH Forschungsgesellschaft MbH   (Serbia)

^b Integration Corp   (Serbia)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; ELECTRIC POWER UTILIZATION; ENERGY EFFICIENCY;

MASTER-SLAVE LATCHES;

FLIP FLOP CIRCUITS;

EID: 0033116422     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.753687     Document Type: Article

References (16)

1. S. H. Unger and C. Tan, "Clocking schemes for high-speed digital systems," IEEE Trans. Comput., vol. C-35, pp. 880-895, Oct. 1986.
2. G. J. Fisher, "An enhanced power meter for SPICE2 circuit simulation," IEEE Trans. Computer-Aided Design, vol. 7, May 1988.
3. J. Yuan and C. Svensson, "CMOS circuit speed optimization based on switch level simulation," in Proc. Int. Symp. Circuits and Systems (ISCAS'88), 1988, pp. 2109-2112.
4. _, "Principle of CMOS circuit power-delay optimization with transistor sizing," in Proc. Int. Symp. Circuits and Systems (ISCAS'96), 1996, vol. 1, pp. 62-69.
5. _, "New single-clock CMOS latches and flipflops with improved speed and power savings," IEEE J. Solid-State Circuits, vol. 32, Jan. 1997.
6. G. M. Blair, "Comments on new single-clock CMOS latches and flipflops with improved speed and power savings," IEEE J. Solid-State Circuits, vol. 32, pp. 1610-1611, Oct. 1997.
7. 2 2-D DCT macrocell using sense-amplifier pipeline flip-flop scheme," IEEE J. Solid-State Circuits, vol. 29, pp. 1482-1491, Dec. 1994.
8. J. Montanaro, R. T. Witek, K. Anne, A. J. Black, E. M. Cooper, D. W. Dobberpuhl, P. M. Donohue, J. Eno, W. Hoeppner, D. Kruckemyer, T. H. Lee, P. C. M. Lin, L. Madden, D. Murray, M. H. Pearce, S. Santhanam, K. J. Snyder, R. Stephany, and S. C. Thierauf, "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
9. B. A. Gieseke, R. L. Allmon, D. W. Bailey, B. J. Benschneider, S. M. Britton, J. D. Clouser, H. R. Fair, J. A. Farrell, M. K. Gowan, C. L. Houghton, J. B. Keller, T. H. Lee, D. L. Leibholz, S. C. Lowell, M. D. Matson, R. J. Matthew, V. Peng, M. D. Quinn, D. A. Priore, M. J. Smith, and K. E. Wilcox, "A 600 MHz superscalar RISC microprocessor with out-of-order execution," in ISSCC Dig. Tech. Papers. Feb. 1997, pp. 176-177, 451.
10. H. Partovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 138-139.
11. D. Draper, M. Crowley, J. Holst, G. Favor, A. Schoy, J. Trull, A. Ben-Meir, R. Khanna, D. Wendell, R. Krishna, J. Nolan, D. Mallick, H. Partovi, M. Roberts, M. Johnson, and T. Lee, "Circuit techniques in a 266-MHz MMX-enabled processor," IEEE J. Solid-State Circuits, vol. 32, pp. 1650-1664, Nov. 1997.
12. G. Gerosa, S. Gary, C. Dietz, P. Dac, K. Hoover, J. Alvarez, H. Sanchez, P. Ippolito, N. Tai, S. Litch, J. Eno, J. Golab, N. Vanderschaaf, and J. Kahle, "A 2.2 W, 80 MHz superscalar RISC microprocessor," IEEE J. Solid-State Circuits, vol. 29, pp. 1440-1452, Dec. 1994.
13. M. Shoji, Theory of CMOS Digital Circuits and Circuit FailuresPrinceton, NJ: Princeton Univ. Press, 1992.
14. U. Ko, A. Hill, and P. T. Balsara, "Design techniques for high-performance, energy-efficient control logic," in ISLPED Dig. Tech. Papers, Aug. 1996.
15. C. Svensson and J. Yuan, "Latches and flip-flops for low power systems," in Low Power CMOS Design, A. Chandrakasan and R. Brodersen, Eds. Piscataway, NJ: IEEE Press, 1998, pp. 233-238.
16. F. Klass, "Semi-dynamic and dynamic flip-flops with embedded logic," in 1998 Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, June 11-13, 1998, pp. 108-109.