Considerations about nanoelectronic GSI processors

Analog Integrated Circuits and Signal Processing

Volumn 24, Issue 1, 2000, Pages 59-71

  Da Costa, José Camargo ^a   Hoekstra, Jaap ^b   Goossens, Martijn J ^b,c   Verhoeven, Chris J M ^b   Van Roermund, Arthur H M ^b  

^a UNIVERSITY OF BRASILIA   (Brazil)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; FIELD EFFECT TRANSISTORS; LINEAR INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; NANOTECHNOLOGY; NEURAL NETWORKS; QUANTUM THEORY; SEMICONDUCTOR STORAGE;

ANALOG NEURAL NETWORKS; GIGASCALE INTEGRATED PROCESSORS; NANOELECTRIC PROCESSORS; SINGLE ELECTRON TRANSISTORS;

MICROELECTRONIC PROCESSING;

EID: 0034206620     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (59)

1. Semiconductor Industry Association, The National Roadmap for Semiconductors, 1994.
2. L. Risch, "Nanoelectronics: the key technology of the 21st century." Siemens-Review R&D Special, pp. 32-35, Spring 1996.
3. H. Ahmed and K. Nakazato, "Single-electron devices." Microelectronic Engineering 32(1-4), pp. 297-315, September 1996.
4. D. Goldhaber-Gordon, M. S. Montemerlo, J. C. Love, G. J. Opiteck, and J. C. Ellenbogen, "Overview of nanoelectronic devices." Proceedings of the IEEE 85(4), pp. 521-540, April 1997.
5. L. Baldi, "Industry roadmaps: The challenge of complexity." Microelectronic Engineering 34(1), pp. 9-26, December 1996.
6. J. D. Meindl, "Gigascale integration: Is the sky the limit?" IEEE Circuits and Devices Magazine 12(6), pp. 19-24, November 1996.
7. H. Grabert and M. Devoret, eds., Single Charge Tunneling, Coulomb Blockade Phenomena in Nanostructures, 294 of NATO ASI Series B:Physics. Plenum Press, New York, 1992.
8. Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwdate, Y. Nakajima, S. Horiguchi, K. Murase, and M. Tabe, "Fabrication technique for si single-electron transistor operating at room temperature." Electronics Letters 31(2), pp. 136-137, January 1995.
9. J-I. Shirakashi and K. Matsumoto, "Single-electron charging effects in Nb/Nb oxide-based single-electron transistors at room temperature." Applied Physics Letters 72, pp. 1893-1895, 1998.
10. K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, and K. Seki, "Single-electron-memory integrated circuit for giga-to-tera bit storage," in Proceedings of the IEEE International Solid-State Circuits Conference. 1996, pp. 266-267, IEEE Press.
11. K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Kure, and K. Seki, "A 128mb early prototype gor gigascale single-electron memories," in Proceedings of the International Solid-State Circuits Conference. Piscataway-NJ, USA, 1998, pp. 344-345, IEEE.
12. M. Kirihara and K. Taniguchi, "A single electron neuron device." Japanese Journal of Applied Physics 36, pp. 4172-4175, 1997.
13. M. Akazawa and Y. Amemiya, "Boltzmann machine neuron circuit using single-electron tunneling." Applied Physics Letters 70, pp. 670-672, 1997.
14. E. H. Visscher, S. M. Verbrugh, J. Lindeman, P. Hadley, and J. E. Mooij, "Fabrication of multilayer single-electron tunnelling devices." Applied Physics Letters 66(3), pp. 305-307, January 1995.
15. K. Itoh, Y. Nakagome, S. Kimura, and T. Watanabe, "Limitations and challenges of multigigabit dram chip design." IEEE Journal of Solid State Circuits 32(5), pp. 624-634, May 1997.
16. A. Nakajima, T. Futatsugi, K. Kosemura, T. Fukano, and N. Yokoyama, "Room temperature operation of si single-electron memory with self-aligned floating dot gate." Applied Physics Letters 70(13), pp. 1742-1744, March 1997.
17. Y. Takahashi, H. Namatsu, K. Kurihara, K. Iwadate, and K. Murase, "Size dependence of the characteristics of si single-electron transistors on simox substrates." IEEE Transactions on Electron Devices 43(8), pp. 1213-1217, August 1996.
18. M. I. Lutwyche and Y. Wada, "Estimate of the ultimate performance of the single-electron transistor." Journal of Applied Physics 75(7), pp. 3654-3661, April 1994.
19. R. H. Chen, A. N. Korotkov, and K. K. Likharev, "Single-electron transistor logic." Applied Physics Letters 68(14), pp. 1954-1956, April 1996.
20. Y. Takahashi, A. Fujiwara, M. Nagase, H. Namatsu, K. Kurihara, K. Iwadate, and K. Murase, "Si single-electron transistors on simox substrates." IEICE Transactions on Electronics E79-C(11), pp. 1503-1508, November 1996.
21. K. Matsumoto, "Room temperature operated single electron transistor by stm nano-oxidation process: Fabrication process and electrical properties." IEICE Transactions on Electronics E79-C(11), pp. 1509-1514, November 1996.
22. L. J. Guo, E. Leobandung, and S. Y. Chou, "A silicon single-electron transistor memory operating at room temperature." Science 275(5300), pp. 649-651, January 1997.
23. K. Kurihara, H. Namatsu, M. Nagase, and T. Makino, "Room temperature operated single electron transistor fabricated by electron beam nanolithography." Microelectronic Engineering 35(1-4), pp. 261-264, February 1997.
24. H. Wolf, F. J. Ahlers, J. Niemeyer, H. Scherer, T. Weimann, A. B. Zorin, V. A. Krupenin, S. V. Lotkhov, and D. E. Presnov, "Investigation of the offset charge noise in single electron tunneling devices." IEEE Transactions on Instrumentation and Measurements 46(2) pp. 303-306, April 1997.
25. A. B. Zorin, F. J. Ahlers, J. Niemeyer, T. Weimann, H. Wolf, V. A. Krupenin, and S. V. Lotkhov, "Background charge noise in metallic single-electron tunneling devices." Physical Review B 53(20), pp. 13682-13687, May 1996.
26. J. Pettersson, P. Wahlgren, P Delsing, D. B. Haviland, and T. Claeson, "Extending the high-frequency limit of a single-electron transistor by on-chip impedance transformation." Physical Review B 53(20), pp. 13272-13274, May 1996.
27. C. Wasshuber and H. Kosina, "A single-electron device and circuit simulator." Superlattices and Microstructures 21(1), pp. 37-42, 1997.
28. M. J. Goossens, C. J. M. Verhoeven, and A. H. M. van Roermund, "Concepts for ultra-low-Power and very-high-Density Single Electron Neural Networks," in Proceedings of the 1995 International Symposium on Nonlinear Theory and Its Applications (NOLTA'95), Las Vegas, USA, 1995, pp. 679-682.
29. M. J. Goossens, C. J. M. Verhoeven, and A. H. M. van Roermund, "Single electron tunneling technology for neural networks," in Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, EPFL, Lausanne, Switzerland, 1996, pp. 125-130.
30. J. Hoekstra, J. Camargo da Costa, M. J. Goossens, C. J. M. Verhoeven, and A. H. M. van Roermund, "The Application of Neural Networks for Nanoelectronic Circuits," in Proceedings of the International Conference on Neural Networks & Their Applications, NEURAP'98, Marseilles, France, 1998, pp. 27-30.
31. F. Cerrina, "Application of x rays to nanolithography." Proceedings of the IEEE 85(4), pp. 644-651, 1997.
32. E. S. Snow, P. M. Campbell, and F. K. Perkins, "Nanofabrication with proximal probes." Proceedings of the IEEE 85(4), pp. 601-611, 1997.
33. M. Hauser, J. Smoliner, C. Eder, G. Ploner, G. Straser, and E. Gornik, "Single quantum dots as scanning tunneling microscope tips." Superlattices and Microstructures 20(4), pp. 623-626, 1996.
34. K. Ogai, Y. Kimura, R. Shimizu, J. Fujita, and S. Matsui, "Nanofabrication of grating and dot patterns by electron holographic lithography." Applied Physics Letters 66(12), pp. 1560-1562, 1995.
35. K. Ogai, S. Matsui, Y. Kimura, and R. Shimizu, "An approach for nanolithography using electron holography." Jpn. J. Appl. Phys. 32 - Part 1(12B): pp. 5988-5992, 1993.
36. S. Matsui, "Nanostructure fabrication using electron beam and its application to nanometer devices." Proceedings of the IEEE 85(4), pp. 629-643, 1997.
37. E. S. Soldatov, V. V. Khanin, A. S. Trifonov, D. E. Presnov, S. A. Yakovenko, G. B. Khomutov, C. P. Gubin, and V. V. Kolesov, "Single-electron transistor based on a single cluster molecule at room temperature." JETP Lett 64(7), pp. 556-560, 1996.
38. J. Nole, "Holographic lithography needs no mask." Laser Focus World, May, pp. 209-212, 1997.
39. S. P. Murarka, "Multilevel interconnections for ulsi and gsi era." Materials Science and Engineering R19(3-4), pp. 87-151, 1997.
40. M. T. Bohr, "Interconnect scaling-the real limiter to high performance ulsi." Solid State Technology, September, pp. 105-111, 1996.
41. H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Addison Wesley, New York, 1990.
42. S. T. Tewksbury, ed., Microelectronic System Interconnections. IEEE Press, New Jersey, 1994.
43. A. Fukushima, A. Sato, A. Iwasa, Y. Nakamura, T. Komatsuzaki, and Y. Sakamoto, "Attenuation of microwave filters for single-electron tunneling experiments." IEEE Transactions on Instrumentation and Measurement 46(2), pp. 289-293, 1997.
44. M. J. Goossens, C. J. M. Verhoeven, and A. H. M. van Roermund, "Neural networks with periodical single-electron tunneling transistors," in Procedures of the European Conference on Circuit Theory and Design - ECCTD 97, Budapest, Hungary, 1997.
45. K. Matsumoto, "Stm/afm nano-oxidation process to room-temperature-operated single-electron transistor and other devices." Proceedings of the IEEE 85(4), pp. 612-628, 1997.
46. K. F. Goser, C. Pacha, A. Kanstein, and M. L. Rossmann, "Aspects of systems and circuits for nanoelectronics." Proceedings of the IEEE 85(4), pp. 558-573, 1997.
47. C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots." Proceedings of the IEEE, 85(4), pp. 541-557, 1997.
48. K. F. Goser, "Implementation of artificial neural networks into hardware: concepts and limitations." Mathematics and Computers in Simulation 41, pp. 161-171, 1996.
49. U. Ramacher, "Guide lines to VLSI design of neural nets," in VLSI Design of Neural Networks, U. Ramacher and U. Ruckert (eds), Boston, Kluwer Academic Press, 1991.
50. L. O. Chua and L. Yang, "Cellular neural networks: Theory." IEEE Trans. on Circuits and Systems 35, pp. 1257-1272, 1988.
51. J. J. Hopfield and T. W. Tank, "Neural computation of decisions in optimization problems." Biological Cybernetics 52, pp. 141-152, 1985.
52. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, "Learning representations by back-propagating errors." Nature 323, pp. 533-536, 1986.
53. J. V. McCanny and J. G. McWhirter, "On the implementation of signal processing functions using one bit systolic arrays." Electronics Letters 18, pp. 241-243, 1982.
54. J. Hoekstra, "Systolic Multiplier." Electronics Letters 20, pp. 995-996, 1985.
55. J. Stephen Judd, Neural Network Design and the Complexity of Learning, Neural Network Modeling and Connectionism. MIT Press, 1990.
56. S. Haykin, Neural Networks, a Comprehensive Foundation. Prentice Hall, 1994.
57. S. J. Prange and H. Klar, "Architectures for a biology-oriented neuroemulator," VLSI Design of Neural Networks, ed. U. Ramacher and U. Ruckert, Kluwer Acad. Publ., pp. 83-103, 1991
58. A. Murray and L. Tarassenko, Analogue Neural VLSI, A pulse stream approach. Chapman & Hall, 1994.
59. G. E. Hinton, T. J. Sejnowski, and D. H. Ackley, "A learning algorithm for Boltzmann machines." Technical Report CMU-CS-84-119, May 1984