Fully depleted SOI-CMOS technology for high temperature IC applications

Materials Science and Engineering B

Volumn 46, Issue 1-3, 1997, Pages 1-7

  Gentinne, B ^a   Eggermont, J P ^a   Flandre, D ^a   Colinge, J P ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

High temperature operation; Integrated circuits; MOS devices; Silicon on insulator

Indexed keywords

CMOS INTEGRATED CIRCUITS; HIGH TEMPERATURE APPLICATIONS; HIGH TEMPERATURE OPERATIONS; OPERATIONAL AMPLIFIERS; THIN FILM DEVICES; TRANSCONDUCTANCE;

OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS (OTA);

SILICON ON INSULATOR TECHNOLOGY;

EID: 0031118312     PISSN: 09215107     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0921-5107(96)01921-6     Document Type: Article

References (10)

1. J.-P. Colinge, SOI devices and circuits: an overview of potentials and problems, in Physical and Technical Problems of SOI Structures and Devices, Kluwer Academic, The Netherlands, 1995, pp. 255-274.
2. D. Flandre, L.F. Ferreira, P.G.A. Jespers and J.-P. Colinge, Modelling and application of fully depleted SOI MOSFETs for low-voltage, low-power analogue CMOS circuits, Solid State Electron., 39 (4) (1996) 455-460.
3. W.P. Maszara, D. Boyko, A. Caviglia, G. Goetz, J.B. McKitterick and J. O'Connor, Smart power solenoid driver for 300°C operation, IEEE SOI Int. Conf. Tucson (Arizona), October 1995, pp. 131-132.
4. J. Korec, Current status of SOI technology for high temperature smart power applications, Semiconductor Fabtech, No. 2, I.C.G. Publishing Ltd, 1995, pp. 261-239.
5. D. Flandre, Silicon-On-Insulator technology for high temperature Metal Oxide Semiconductor devices and circuits, Mater. Sci. Eng., B29 (1995) 7-12.
6. F.S. Shoucair, Analytical and Experimental Methods for Zero-Temperature-Coefficient Biasing of MOS Transistors, Electron. Lett., 25(1989) 1196-1198.
7. J.-P. Eggermont, B. Gentinne, D. Flandre, P.G.A. Jespers and J.P. Colinge, SOI CMOS Operational Amplifiers for Applications up to 300°C, 2nd Int. High Temperature Electronics Conf., Charlotte, Northe CA, 1994, pp. II.21-II.26.
8. K. Bult and G.J.G.M Geelen, The CMOS Gain-Boosting Technique, Analog Integrated Circuits and Signal Processing, 1 (2) (1991) pp. 119-135.
9. G. Groeseneken, J.-P. Colinge, H.E. Maes, J.C. Alderman and S. Holt, Temperature dependence of threshold voltage in thin-film SOI MOSFETs, IEEE Electron Device Lett., 11 (8) (1990) 329-331.
10. C.C, Enz, F. Krummenacher and E.A.Vittoz, An analytical MOS transistor model valid for all regions of operation and dedicated to low-voltage low-current applications, Analog Integrated Circuits and Signal Processing, 8 (1) (1995) 83-114.