-
1
-
-
0036045884
-
Scratchpad memory: design alternative for cache on-chip memory in embedded systems
-
Estes Park, CO
-
R. Banakar, S. Steinke, B. S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: design alternative for cache on-chip memory in embedded systems," in Proceedings of the 10th International Symposium on Hardware/Software Codesign, Estes Park, CO, 2002, pp. 73-78.
-
(2002)
Proceedings of the 10th International Symposium on Hardware/Software Codesign
, pp. 73-78
-
-
Banakar, R.1
Steinke, S.2
Lee, B.S.3
Balakrishnan, M.4
Marwedel, P.5
-
2
-
-
38849083935
-
Influence of onchip scratchpad memories on WCET prediction
-
Catania, Italy
-
L. Wehmeyer and P. Marwedel, "Influence of onchip scratchpad memories on WCET prediction," in Proceedings of the 4th International Workshop on Worst-Case Execution Time (WCET) Analysis, Catania, Italy, 2004, pp. 1-4.
-
(2004)
Proceedings of the 4th International Workshop on Worst-Case Execution Time (WCET) Analysis
, pp. 1-4
-
-
Wehmeyer, L.1
Marwedel, P.2
-
3
-
-
84893786147
-
Assigning program and data objects to scratchpad for energy reduction
-
Paris
-
S. Steinke, L. Wehmeyer, B. S. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), Paris, 2002, pp. 409-415.
-
(2002)
Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE)
, pp. 409-415
-
-
Steinke, S.1
Wehmeyer, L.2
Lee, B.S.3
Marwedel, P.4
-
4
-
-
84872094294
-
An optimal memory allocation scheme for scratchpad-based embedded systems
-
O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratchpad-based embedded systems," ACM Transactions on Embedded Computing Systems, vol. 1, no. 1, pp. 6-26, 2002.
-
(2002)
ACM Transactions on Embedded Computing Systems
, vol.1
, Issue.1
, pp. 6-26
-
-
Avissar, O.1
Barua, R.2
Stewart, D.3
-
5
-
-
79959296164
-
Exploiting time predictable two-level scratchpad memory for real-time systems
-
Tai-Chung, Taiwan
-
Y. Liu and W. Zhang, "Exploiting time predictable two-level scratchpad memory for real-time systems," in Proceedings of the 2011 ACM Symposium on Applied Computing, Tai-Chung, Taiwan, 2011, pp. 395-396.
-
(2011)
Proceedings of the 2011 ACM Symposium on Applied Computing
, pp. 395-396
-
-
Liu, Y.1
Zhang, W.2
-
6
-
-
85008242714
-
-
Freescale Semiconductor Inc., MC2114 MC2113 MC2112 Advance Information
-
Freescale Semiconductor Inc., MC2114 MC2113 MC2112 Advance Information, http://www.datasheetarchive.com/dl/ Datasheet-02/DSA0023664.pdf.
-
-
-
-
7
-
-
85008244594
-
-
ARM Inc., ARM7TDMI technical reference manual
-
ARM Inc., ARM7TDMI technical reference manual, http:// infocenter.arm.com/help/topic/com.arm.doc.ddi0210c/DDI0210B. pdf.
-
-
-
-
8
-
-
85008259104
-
-
IBM Systems and Technology Group, Cell architecture
-
IBM Systems and Technology Group, Cell architecture, http://moss.csc.ncsu.edu/~mueller/cluster/ps3/workshop/Day1_03_CourseCode_L1T1H1-10_CellArchitecture.pdf.
-
-
-
-
9
-
-
85008259106
-
-
Tile64 Processor Product Brief
-
Tile64 Processor Product Brief, file:///C:/Users/KIM/Downloads/1187632077329ProBrief_Tile64_Web.pdf.
-
-
-
-
10
-
-
85008260331
-
-
NVIDIA Fermi Compute Architecture
-
NVIDIA Fermi Compute Architecture, http://www.nvidia. com/content/pdf/fermi_white_papers/nvidia_fermi_compute_ architecture_ whitepaper.pdf.
-
-
-
-
11
-
-
80052674346
-
A reuse-aware prefetching scheme for scratchpad memory
-
San Diego, CA
-
J. Cong, H. Huang, C. Liu, and Y. Zou, "A reuse-aware prefetching scheme for scratchpad memory," in Proceedings of the 48th Design Automation Conference (DAC), San Diego, CA, 2011, 960-965.
-
(2011)
Proceedings of the 48th Design Automation Conference (DAC)
, pp. 960-965
-
-
Cong, J.1
Huang, H.2
Liu, C.3
Zou, Y.4
-
12
-
-
43449138842
-
Prefetching irregular references for software cache on cell
-
Boston, MA
-
T. Chen, T. Zhang, Z. Sura, and M. Tallada, "Prefetching irregular references for software cache on cell," in Proceedings of the 6th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO), Boston, MA, 2008, pp. 155-164.
-
(2008)
Proceedings of the 6th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO)
, pp. 155-164
-
-
Chen, T.1
Zhang, T.2
Sura, Z.3
Tallada, M.4
-
13
-
-
84872069545
-
Exploiting multi-level scratchpad memories for time-predictable multicore computing
-
Montreal, Canada
-
Y. Liu and W. Zhang, "Exploiting multi-level scratchpad memories for time-predictable multicore computing," in Proceedings of the IEEE 30th International Conference on Computer Design (ICCD), Montreal, Canada, 2012, pp. 61-66.
-
(2012)
Proceedings of the IEEE 30th International Conference on Computer Design (ICCD)
, pp. 61-66
-
-
Liu, Y.1
Zhang, W.2
-
14
-
-
33749604276
-
Estimating the worstcase energy consumption of embedded software
-
San Jose, CA
-
R. Jayaseelan, T. Mitra, and X. Li, "Estimating the worstcase energy consumption of embedded software," in Proceedings of the 12th IEEE Real-Time Technology and Applications Symposium, San Jose, CA, 2006, pp. 81-90.
-
(2006)
Proceedings of the 12th IEEE Real-Time Technology and Applications Symposium
, pp. 81-90
-
-
Jayaseelan, R.1
Mitra, T.2
Li, X.3
-
15
-
-
35348912736
-
WCET-directed dynamic scratchpad memory allocation of data
-
Pisa, Italy
-
J. F. Deverge and I. Puaut, "WCET-directed dynamic scratchpad memory allocation of data," in Proceedings of 19th Euromicro Conference on Real-Time Systems (ECRTS'07), Pisa, Italy, 2007, pp. 179-190.
-
(2007)
Proceedings of 19th Euromicro Conference on Real-Time Systems (ECRTS'07)
, pp. 179-190
-
-
Deverge, J.F.1
Puaut, I.2
-
16
-
-
33747437310
-
Overlay techniques for scratchpad memories in low power embedded processors
-
M. Verma and P. Marwedel, "Overlay techniques for scratchpad memories in low power embedded processors," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 8, pp. 802-815, 2006.
-
(2006)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.14
, Issue.8
, pp. 802-815
-
-
Verma, M.1
Marwedel, P.2
-
17
-
-
33646824701
-
Compiler managed dynamic instruction placement in a lowpower code cache
-
San Jose, CA
-
R. A. Ravindran, P. D. Nagarkar, G.S. Dasika, E. D. Marsman, R. M. Senger, S. A. Mahlke, and R. B. Brown, "Compiler managed dynamic instruction placement in a lowpower code cache," in Proceedings of the International Symposium on Code Generation and Optimization (CGO), San Jose, CA, 2005, pp. 179-190.
-
(2005)
Proceedings of the International Symposium on Code Generation and Optimization (CGO)
, pp. 179-190
-
-
Ravindran, R.A.1
Nagarkar, P.D.2
Dasika, G.S.3
Marsman, E.D.4
Senger, R.M.5
Mahlke, S.A.6
Brown, R.B.7
-
18
-
-
33746767557
-
Memory coloring: a compiler approach for scratchpad memory management
-
St. Louis, MO
-
L. Li, L. Gao, and J. Xue, "Memory coloring: a compiler approach for scratchpad memory management," in Proceedings of 14th International Conference on Parallel Architec tures and Compilation Techniques (PACT'05), St. Louis, MO, 2005, pp. 329-338.
-
(2005)
Proceedings of 14th International Conference on Parallel Architec tures and Compilation Techniques (PACT'05)
, pp. 329-338
-
-
Li, L.1
Gao, L.2
Xue, J.3
-
19
-
-
77954447476
-
Predictable dynamic instruction scratchpad for simultaneous multithreaded processors
-
Toronto, Canada
-
S. Metzlaff, S. Uhrig, J. Mische, and T. Ungerer, "Predictable dynamic instruction scratchpad for simultaneous multithreaded processors," in Proceedings of the 9th Workshop on Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA'08), Toronto, Canada, 2008, pp. 38-45.
-
(2008)
Proceedings of the 9th Workshop on Memory Performance: Dealing with Applications, Systems and Architecture (MEDEA'08)
, pp. 38-45
-
-
Metzlaff, S.1
Uhrig, S.2
Mische, J.3
Ungerer, T.4
-
20
-
-
67650296160
-
Dynamic data scratchpad memory management for a memory subsystem with an MMU
-
San Diego, CA
-
H. Cho, B. Egger, J. Lee, and H. Shin, "Dynamic data scratchpad memory management for a memory subsystem with an MMU," in Proceedings of the 2007 ACM SIGPLAN/ SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), San Diego, CA, 2007, pp. 195-206.
-
(2007)
Proceedings of the 2007 ACM SIGPLAN/ SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)
, pp. 195-206
-
-
Cho, H.1
Egger, B.2
Lee, J.3
Shin, H.4
-
21
-
-
71049137631
-
The scratchpad memory management unit for microblaze, implementation, testing and case study
-
University of York, Technical Report YCS-2009-439
-
J. Whitham and N. Audsley, "The scratchpad memory management unit for microblaze, implementation, testing and case study," University of York, Technical Report YCS-2009-439, 2009.
-
(2009)
-
-
Whitham, J.1
Audsley, N.2
-
22
-
-
33747395371
-
Scratchpad sharing strategies for multiprocess embedded systems: a first approach
-
New York, NY
-
M. Verma, K. Petzold, L. Wehmeyer, H. Falk, and P. Marwedel, "Scratchpad sharing strategies for multiprocess embedded systems: a first approach," in Proceedings of 3rd Workshop on Embedded Systems for Real-Time Multimedia (ESTMEDIA), New York, NY, 2005, pp. 115-120.
-
(2005)
Proceedings of 3rd Workshop on Embedded Systems for Real-Time Multimedia (ESTMEDIA)
, pp. 115-120
-
-
Verma, M.1
Petzold, K.2
Wehmeyer, L.3
Falk, H.4
Marwedel, P.5
-
23
-
-
43949126892
-
The worst-case execution-time problem: overview of methods and survey of tools
-
article no. 36
-
R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, et al., "The worst-case execution-time problem: overview of methods and survey of tools," ACM Transactions on Embedded Computing Systems, vol. 7, no. 3, article no. 36, 2008.
-
(2008)
ACM Transactions on Embedded Computing Systems
, vol.7
, Issue.3
-
-
Wilhelm, R.1
Engblom, J.2
Ermedahl, A.3
Holsti, N.4
Thesing, S.5
Whalley, D.6
Bernat, G.7
Ferdinand, C.8
Heckmann, R.9
Mitra, T.10
-
24
-
-
84882618546
-
Bounding worst-case instruction cache performance
-
San Juan, Puerto Rico
-
R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding worst-case instruction cache performance," in Proceedings of Real-Time Systems Symposium, San Juan, Puerto Rico, 1994, pp. 172-181.
-
(1994)
Proceedings of Real-Time Systems Symposium
, pp. 172-181
-
-
Arnold, R.1
Mueller, F.2
Whalley, D.3
Harmon, M.4
-
25
-
-
84976752841
-
Performance analysis of embedded software using implicit path enumeration
-
La Jolla, CA
-
Y. T. S. Li, and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems (LCTES), La Jolla, CA, 1995, pp. 88-98.
-
(1995)
Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems (LCTES)
, pp. 88-98
-
-
Li, Y.T.S.1
Malik, S.2
-
26
-
-
0030414718
-
Cache modeling and path analysis for modern hardware architectures
-
Los Alamitos, CA
-
Y. T. S. Li, S. Malik, and A. Wolfe, "Cache modeling and path analysis for modern hardware architectures," in Proceedings of the 17th IEEE Real-Time Systems Symposium, Los Alamitos, CA, 1996, pp. 254-263.
-
(1996)
Proceedings of the 17th IEEE Real-Time Systems Symposium
, pp. 254-263
-
-
Li, Y.T.S.1
Malik, S.2
Wolfe, A.3
-
27
-
-
84957694778
-
Cache behavior prediction by abstract interpretation
-
Aachen, Germany
-
M. Alt, F. Christian, M. Florian, and R. Wilhelm, "Cache behavior prediction by abstract interpretation," in Proceedings of the Static Analysis Symposium (SAS'96), Aachen, Germany, 1996, pp. 52-66.
-
(1996)
Proceedings of the Static Analysis Symposium (SAS'96)
, pp. 52-66
-
-
Alt, M.1
Christian, F.2
Florian, M.3
Wilhelm, R.4
-
28
-
-
50249092975
-
Determining the worst-case instruction cache miss-ratio
-
San Jose, CA
-
F. Sebek and J. Gustafsson, "Determining the worst-case instruction cache miss-ratio," in Proceedings of Workshop on Embedded System Codesign (ESCODES'02), San Jose, CA, 2002, pp. 1-6.
-
(2002)
Proceedings of Workshop on Embedded System Codesign (ESCODES'02)
, pp. 1-6
-
-
Sebek, F.1
Gustafsson, J.2
-
29
-
-
79959324326
-
Stack distance based worst-case instruction cache performance analysis
-
Taichung, Taiwan
-
Y. Liu and W. Zhang, "Stack distance based worst-case instruction cache performance analysis," in Proceedings of the 26th Annual ACM Symposium on Applied Computing (SAC'11), Taichung, Taiwan, 2011, pp. 723-728.
-
(2011)
Proceedings of the 26th Annual ACM Symposium on Applied Computing (SAC'11)
, pp. 723-728
-
-
Liu, Y.1
Zhang, W.2
-
30
-
-
85008260682
-
Bounding worst-case data cache performance by using stack distance
-
Y. Liu and W. Zhang, "Bounding worst-case data cache performance by using stack distance," Journal of Computing Science and Engineering, vol. 3, no. 4, pp. 195-215, 2009.
-
(2009)
Journal of Computing Science and Engineering
, vol.3
, Issue.4
, pp. 195-215
-
-
Liu, Y.1
Zhang, W.2
-
31
-
-
51249094583
-
WCET analysis for multi-core processors with shared L2 instruction caches
-
St. Louis, MO
-
J. Yan and W. Zhang, "WCET analysis for multi-core processors with shared L2 instruction caches," in Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS'08), St. Louis, MO, 2008, pp. 80-89.
-
(2008)
Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS'08)
, pp. 80-89
-
-
Yan, J.1
Zhang, W.2
-
32
-
-
72349094830
-
Accurately estimating worst-case execution time for multi-core processors with shared directmapped instruction caches
-
Beijing, China
-
J. Yan and W. Zhang, "Accurately estimating worst-case execution time for multi-core processors with shared directmapped instruction caches," in Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'09), Beijing, China, 2009, pp. 455-463.
-
(2009)
Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'09)
, pp. 455-463
-
-
Yan, J.1
Zhang, W.2
-
33
-
-
77649293394
-
Timing analysis of concurrent programs running on shared cache multicores
-
Washington, DC
-
Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury, "Timing analysis of concurrent programs running on shared cache multicores," in Proceedings of 30th IEEE Real-time System Symposium (RTSS'09), Washington, DC, 2009, pp. 57-67.
-
(2009)
Proceedings of 30th IEEE Real-time System Symposium (RTSS'09)
, pp. 57-67
-
-
Li, Y.1
Suhendra, V.2
Liang, Y.3
Mitra, T.4
Roychoudhury, A.5
-
34
-
-
79951799430
-
Combining abstract interpretation with model checking for timing analysis of multicore software
-
San Diego, CA
-
M. Lv, W. Yi, N. Guan, and G. Yu, " Combining abstract interpretation with model checking for timing analysis of multicore software," in Proceedings of 31st IEEE International Real-time System Symposium (RTSS), San Diego, CA, 2010, pp. 339-349.
-
(2010)
Proceedings of 31st IEEE International Real-time System Symposium (RTSS)
, pp. 339-349
-
-
Lv, M.1
Yi, W.2
Guan, N.3
Yu, G.4
-
35
-
-
33646165711
-
Data cache locking for higher program predictability
-
San Diego, CA
-
X. Vera, B. Lisper, and J. Xue, "Data cache locking for higher program predictability," in Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, San Diego, CA, 2003, pp. 272-282.
-
(2003)
Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems
, pp. 272-282
-
-
Vera, X.1
Lisper, B.2
Xue, J.3
-
36
-
-
70450235469
-
Hardware support for WCET analysis of hard real-time multicore systems
-
Austin, TX
-
M. Paolieri, E. Quinones, and F. Cazorla, "Hardware support for WCET analysis of hard real-time multicore systems," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09), Austin, TX, 2009, pp. 57-68.
-
(2009)
Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09)
, pp. 57-68
-
-
Paolieri, M.1
Quinones, E.2
Cazorla, F.3
-
37
-
-
84863483478
-
WCETaware static locking of instruction caches
-
San Jose, CA
-
S. Plazar, J. Kleinsorge, P. Marwedel, and H. Falk, "WCETaware static locking of instruction caches," in Proceedings of the 10th International Symposium on Code Generation and Optimization (CGO'12), San Jose, CA, 2012, pp. 44-52.
-
(2012)
Proceedings of the 10th International Symposium on Code Generation and Optimization (CGO'12)
, pp. 44-52
-
-
Plazar, S.1
Kleinsorge, J.2
Marwedel, P.3
Falk, H.4
-
38
-
-
85008254680
-
Time-predictable and highperformance cache architectures for multi-core processors
-
Washington, DC
-
J. Yan, W. Zhang, and Y. Liu, "Time-predictable and highperformance cache architectures for multi-core processors," in Proceedings of the WiP Session of the 30th IEEE Real-Time Systems Symposium (RTSS'09), Washington, DC, 2009, pp. 9-12.
-
(2009)
Proceedings of the WiP Session of the 30th IEEE Real-Time Systems Symposium (RTSS'09)
, pp. 9-12
-
-
Yan, J.1
Zhang, W.2
Liu, Y.3
-
39
-
-
84861189860
-
Predictability considerations in the design of multi-core embedded systems
-
Toulouse, France
-
C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm, "Predictability considerations in the design of multi-core embedded systems," in Proceedings of Embedded Real Time Software and Systems, Toulouse, France, 2010.
-
(2010)
Proceedings of Embedded Real Time Software and Systems
-
-
Cullmann, C.1
Ferdinand, C.2
Gebhard, G.3
Grund, D.4
Maiza, C.5
Reineke, J.6
Triquet, B.7
Wilhelm, R.8
-
40
-
-
84879409036
-
WCET centric data allocation to scratchpad memory
-
Miami, FL
-
V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, "WCET centric data allocation to scratchpad memory," in Proceedings of the 26th IEEE Real-Time Systems Symposium (RTSS'05), Miami, FL, 2005.
-
(2005)
Proceedings of the 26th IEEE Real-Time Systems Symposium (RTSS'05)
-
-
Suhendra, V.1
Mitra, T.2
Roychoudhury, A.3
Chen, T.4
-
41
-
-
2442546652
-
Fast, predictable and low energy memory references through architecture-aware compilation
-
Yokohama, Japan
-
P. Marwedel, L. Wehmeyer, M. Verma, S. Steinke, and U. Helmig, "Fast, predictable and low energy memory references through architecture-aware compilation," in Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, 2004, pp. 4-11.
-
(2004)
Proceedings of Asia and South Pacific Design Automation Conference
, pp. 4-11
-
-
Marwedel, P.1
Wehmeyer, L.2
Verma, M.3
Steinke, S.4
Helmig, U.5
-
42
-
-
2142707258
-
Compiler-directed scratch pad memory optimization for embedded multiprocessors
-
M. Kandemir, I. Kadayif, A. Choudhary, J. Ramanujam, and I. Kolcu, "Compiler-directed scratch pad memory optimization for embedded multiprocessors," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 3, pp. 281-287, 2004.
-
(2004)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.12
, Issue.3
, pp. 281-287
-
-
Kandemir, M.1
Kadayif, I.2
Choudhary, A.3
Ramanujam, J.4
Kolcu, I.5
-
43
-
-
4243805637
-
Comparison of cache-and scratch pad based memory systems with respect to performance, area and energy consumption
-
University of Dortmund, Technical Report No. 762
-
R. Banakar, S. Steinke, B. S. Lee, M. Balakrishnan, and P. Marwedel, "Comparison of cache-and scratch pad based memory systems with respect to performance, area and energy consumption," University of Dortmund, Technical Report No. 762, 2001.
-
(2001)
-
-
Banakar, R.1
Steinke, S.2
Lee, B.S.3
Balakrishnan, M.4
Marwedel, P.5
-
44
-
-
70449695861
-
Noninclusion property in multi-level caches revisited
-
M. Zahran, K. Albayraktaroglu, and M. Franklin, "Noninclusion property in multi-level caches revisited," International Journal of Computers and Their Applications, vol. 14, no. 2, pp. 1-10, 2007.
-
(2007)
International Journal of Computers and Their Applications
, vol.14
, Issue.2
, pp. 1-10
-
-
Zahran, M.1
Albayraktaroglu, K.2
Franklin, M.3
-
45
-
-
85008258597
-
-
Trimaran
-
Trimaran, http://www.Trimaran.org.
-
-
-
-
46
-
-
0030684367
-
Analytical energy dissipation models for low power cache
-
Monterey, CA
-
M. B. Kamble and K. Ghose, "Analytical energy dissipation models for low power cache," in Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), Monterey, CA, 1997, pp. 143-148.
-
(1997)
Proceedings of International Symposium on Low Power Electronics and Design (ISLPED)
, pp. 143-148
-
-
Kamble, M.B.1
Ghose, K.2
-
47
-
-
11244333626
-
EPICexplorer:a parameterized VLIW-based platform framework for design space exploration
-
Newport Beach, CA
-
G. Ascia, V. Catania, M. Palesi, and D. Patti, "EPICexplorer:a parameterized VLIW-based platform framework for design space exploration," in Proceedings of the 1st Workshop on Embedded Systems for Real-Time Multimedia (ESTImedia), Newport Beach, CA, 2003, pp. 65-72.
-
(2003)
Proceedings of the 1st Workshop on Embedded Systems for Real-Time Multimedia (ESTImedia)
, pp. 65-72
-
-
Ascia, G.1
Catania, V.2
Palesi, M.3
Patti, D.4
-
48
-
-
85008258551
-
-
CACTI
-
CACTI, http://www.cacti.net/.
-
-
-
-
49
-
-
84873560650
-
Real-time benchmarks
-
Mälardalen Real-Time Research Center, "Real-time benchmarks," http://www.mrtc.mdh.se/projects/wcet/benchmarks. html.
-
-
-
-
50
-
-
85008242686
-
-
Powerstone Benchmarks
-
Powerstone Benchmarks, http://www.cse.iitd.ac.in/~asahu/ cs718/BenchMarks/others/PowerStone/pocsag.c.
-
-
-
-
51
-
-
34548317609
-
Architectural leakage-aware management of partitioned scratchpad memories
-
Nice Acropolis, France
-
O. Golubeva, M. Loghi, M. Poncino, and E. Macii, "Architectural leakage-aware management of partitioned scratchpad memories," in Proceedings of the Conference on Design, Automation and Test in Europe, Nice Acropolis, France, 2007, pp. 1665-1670.
-
(2007)
Proceedings of the Conference on Design, Automation and Test in Europe
, pp. 1665-1670
-
-
Golubeva, O.1
Loghi, M.2
Poncino, M.3
Macii, E.4
-
52
-
-
78751533553
-
A tabu search heuristic for scratch-pad memory management
-
Kandy, Sri Lanka
-
M. I. Aouad, R. Schott, and O. Zendra, "A tabu search heuristic for scratch-pad memory management," in Proceedings of the International Conference on Software Engineering and Technology (ICSET'10), Kandy, Sri Lanka, 2010, pp. 386-390).
-
(2010)
Proceedings of the International Conference on Software Engineering and Technology (ICSET'10)
, pp. 386-390
-
-
Aouad, M.I.1
Schott, R.2
Zendra, O.3
-
53
-
-
85008247074
-
-
Maxim Integrated Product Inc., Ultra-high-speed flash controller user guide
-
Maxim Integrated Product Inc., Ultra-high-speed flash controller user guide, http://www.maximintegrated.com/en/appnotes/ index.mvp/id/4833.
-
-
-
-
54
-
-
47649086892
-
Dynamic allocation for scratchpad memory using compile time decisions
-
S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratchpad memory using compile time decisions," ACM Transactions on Embedded Computing Systems (TECS), vol. 5, no. 2, pp. 472-511, 2006.
-
(2006)
ACM Transactions on Embedded Computing Systems (TECS)
, vol.5
, Issue.2
, pp. 472-511
-
-
Udayakumaran, S.1
Dominguez, A.2
Barua, R.3
-
55
-
-
85008256195
-
-
Coin_OR
-
Coin_OR, https://projects.coin-or.org/Cbc.
-
-
-
-
56
-
-
85008258629
-
-
lp_solve
-
lp_solve, http://lpsolve.sourceforge.net/5.5/.
-
-
-
|