Fast, predictable and low energy memory references through architecture-aware compilation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 4-11

  Marwedel, Peter ^a   Wehmeyer, Lars ^a   Verma, Manish ^a   Steinke, Stefan ^b   Helmig, Urs ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

^b Leopold Kostal GmbH and Co KG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; ELECTRIC BATTERIES; ENERGY UTILIZATION; PERSONAL COMPUTERS; PROBLEM SOLVING; PROGRAM COMPILERS; PROGRAM PROCESSORS;

MEMORY SIZE; SCRATCH PAD MEMORIES (SPM); VIRTUAL MEMORY; WORST CASE EXECUTION TIMES (WCET);

EMBEDDED SYSTEMS;

EID: 2442546652     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (37)

1. ARM Ltd. ARM946E-S: Embedded core with flexible cached memory system & DSP instruction set extensions. http://www.arm.com/armtech/ARM946E_S? OpenDocument.
2. Atmel. Atmel Corporation Homepage, http://www.atmel.com, 2003.
3. O. Avissar, R. Barua, and D. Stewart. An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems. ACM Transactions on Embedded Computing Systems, 1(1):6-26, November 2002.
4. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In 10th Int. Symp. on Hardware/Software Codesign (CODES), May 2002.
5. M. Chen. A Timing Analysis Language - (TAL) - Programmer's Manual. Technical report, Dept. of Computer Sciences, University of Texas, Ausin, TX, USA, 1987.
6. K.D. Cooper and T.J. Harvey. Compiler-Controlled Memory. In Architectural Support for Programming Languages and Operating Systems, pages 2-11, 1998.
7. H. De Man. Keynote session at DATE'02. http://www.date-conference.com/ conference/keynotes/index.htm, 2002.
8. L. Eggermont. Embedded Systems Roadmap. Technical report, STW, http://www.stw.nl/progress/ESroadmap/index.html, 2002.
9. S.C.A. Gordon-Ross and F. Vahid. Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example. Computer Architecture Letters, January 2002.
10. Y. Hur, Y.H. Bea, S. Kin, B. Rhee, W.L. Min, C.Y. Park, M. Lee, H. Shin, and C.S. Kim. Worst Case Timing Analysis of RISC Processors: R3000/R3010. In Proceedings of the 16th Real-Time Systems Symposium, pages 308-319, 1995.
11. ILOG. CPLEX. http://www.ilog.com/products/cplex.
12. M. Kandemir, I. Kadayif, and U. Sezer. Exploiting Scratch-Pad Memory Using Presburger Formulas. In Proceedings of the 14th Internation Symposium on System Synthesis ISSS, page 7ff, 2001.
13. R. Kirner and P. Puschner. Consideration of Optimizing Compilers in the Context of WCET Analysis. In Proc. Deutsche Informatiktage 2000, Bad Schussenried, pages 123-126. GI Gesllschaft für Informatik e.V., Oct. 2000.
14. R. Kirner and P. Puschner. International Workshop on WCET Analysis - Summary. Research Report 12/2002, Technische Universität Wien, Institut für Technische Informatik, Treitlstr. 1-3/182-1, 1040 Vienna, Austria, 2002.
15. H. Kopetz. Real-Time Systems - Design Principles for Distributed Embedded Applications. Kluwer Academic Publishers, 1997.
16. L. H. Lee, B. Moyer, and J. Arends. Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with small Tight Loops. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), San Diego, CA, USA, August 1999.
17. Y.-T.S. Li, S. Malik, and A. Wolfe. Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software. In Proceedings of the IEEE Real-Time Systems Symposium, pages 298-307, December 1995.
18. Y.-T.S. Li, S. Malik, and A. Wolfe. Performance Estimation of Embedded Software with Instruction Cache Modeling. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 380-387, November 1995.
19. Y.-T.S. Li, S. Malik, and A. Wolfe. Cache Modeling for Real-Time Software: Beyond Direct Mapped Instruction Caches. In Proceedings of the IEEE Real-Time Systems Symposium, December 1996.
20. S. Lim, Y.H. Bea, G.T. Jang, B. Rhee, S.L. Min, C.Y. Park, H. Shin, and C.S. Kim. An Accurate Worst Case Timing Analysis for RISC Processors. In Proceedings of the 15th Real-Time Systems Symposium, pages 97-108, 1994.
21. P. Machanik. Approaches to Addressing the Memory Wall. Technical Report, November, Univ. Brisbane, 2002.
22. A.K. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat. Evaluating Tight Execution Time Bounds of Programs by Annotations. In Proc. of the 6th IEEE Workshop on Real-Time Operating Systems and Software, pages 74-80, 1989.
23. S.S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, San Francisco, California, 1997.
24. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip. Kluwer Academic Publishers, 1999.
25. P. Puschner and A. Burns. A review of Worst-Case Execution-Time Analysis (Editorial). Journal of Real-Time Systems, 18:115-128, 1999.
26. R. Sedgewick. Algorithms. Addison Wesley, Massachusetts, 1988.
27. S. Steinke. Investigation of the Potential for Energy Savings in Embedded Systems enabled by Energy Optimizing Compilers. PhD thesis, (in German), Embedded Systems Group, CS Dept., University of Dortmund, Dortmund, Germany, 2003.
28. S. Steinke, N. Grunwald, L. Wehmeyer, R. Banakar, M. Balakrishnan, and P. Marwedel. Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory. Int. Symp. on System Synthesis (ISSS), pages 213-218, 2002.
29. S. Steinke, L.Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning Program and Data Objects to Scratchpad for Energy Reduction. Design, Automation and Test in Europe (DATE), pages 409-417, 2002.
30. M. Theokharidis. Energiemessung von ARM7TDMI Prozessor-Instruktionen. Master's thesis, (in German), Embedded Systems Group, CS Dept., University of Dortmund, Dortmund, Germany, 2000.
31. M. Verma, S. Steinke, and P. Marwedel. Data Partitioning for Maximal Scratchpad Usage. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC), page 77, January 2003.
32. M. Verma, L. Wehmeyer, and P. Marwedel. Cache-aware Scratchpad Allocation Algorihm. In Proceedings of Design, Automation and Test in Europe (DATE 2004) (to be published), February 2004.
33. L. Wang, W. Tembe, and S. Pande. A Framework for Loop distribution on Limited On-Chip Memory Processors. In Proceedings of the 9th International Conference on Compiler Construction, CC/ETAPS'00, volume 1781 of LNCS, pages 141-156, 2000.
34. S. Wilton and N. Jouppi. CACTI: An enhanced access and cycle time model. Int. Journal on Solid State Circuits, 31(5):677-688, 1996.
35. W. A. Wulf and S. A. McKee. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News, 1995.
36. J. Xu and D. L. Parnas. On Satisfying Timing Constraints in Hard-Real-Time Systems. ACM SIGSOFT Software Engineering Notes, Proceedings of the Conference on Software for Critical Systems, 16(5):132-146, September 1991.
37. N. Zhand, N.A. Burns, and M. Nicholson. Pipelined Processors and Worst Case Execution Times. Real-Time Systems, 4(5):319-343, 1993.