A reuse-aware prefetching scheme for scratchpad memory

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 960-965

  Cong, Jason ^a   Huang, Hui ^a   Liu, Chunyue ^a   Zou, Yi ^a  

^a Engineering IV   (United States)

Author keywords

prefetch; reuse; scratchpad memory

Indexed keywords

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; PARALLEL ARCHITECTURES;

CACHE PREFETCHING; MEMORY ACCESS LATENCY; PRE-FETCHING SCHEME; PREFETCHES; PREFETCHING; REUSE; SCRATCH PAD MEMORY;

MEMORY ARCHITECTURE;

EID: 80052674346     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2024724.2024937     Document Type: Conference Paper

References (25)

1. I. Issenin, E. Brockmeyer, M. Miranda, and N. Dutt, "DRDU: A Data Reuse Analysis Technique for Efficient Scratch-Pad Memory Management," in ACM Trans. Des. Autom. Electron. Syst., 2007.
2. T. Chen, T. Zhang, Z. Sura, and M. Tallada, "Prefetching Irregular References for Software Cache on Cell," in Proc. CGO, 2008, pp. 155-164.
3. R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems," in Proc. CODES, 2002, pp. 73-78.
4. J. Sjodin and C. Platen, "Storage Allocation for Embedded Processors," in Proc. CASES, 2001, pp. 15-23.
5. O. Avissar, R.Barua, and D.Stewart, "An Optimal Memory Allocation Scheme for Scratchpad-based Embedded Systems," in ACM TRANS. Embed. Comput. Syst., 2002, pp. 6-26.
6. M. Verma, S.Steinke, and P. Marwedel, "Data Partitioning for Maximal Scratchpad Usage," in Proc. ASPDAC, 2003, pp. 77-83.
7. M. Kandemir, J. Ramanujam, J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic Management of Scratchpad Memory Space," in Proc. DAC, 2001, pp. 690-695.
8. S. Udayakumaran and R. Barua, "Compiler-decided Dynamic Memory Allocation for Scratchpad Based Embedded Systems," in Proc. CASES, 2003, pp. 276-286.
9. L. Li, H. Feng, and J. Xue, "Compiler-directed Scratchpad Memory Management via Graph Coloring," in ACM Trans. Archit. Code Optim., 2009, pp. 1-17.
10. T. Yemliha, S. Srikantaiah, M. Kandemir, and O. Ozturk, "SPM Management Using Markov Chain Based Data Access Prediction," in Proc. ICCAD, 2008, pp. 565-569.
11. A. Beric, R. Sethuraman, H. Peters, G. Veldman, J. Meerbergen, and G. Haan, "Streaming Scratchpad Memory Organization for Video Applications," in Proc. Circuits, Signals and Systems, 2004, pp. 427-432.
12. T. Mowry, M. Lam, and A. Gupta, "Design and Evaluation of a Compiler Algorithm for Prefetching," in Proc. ASPLOS, 1992, pp. 62-73.
13. S. Vanderwiel and D. Lilja, "Data Prefetch Mechanisms," in ACM Computing Surveys, 2000, pp. 174-199.
14. R. M. Rabbah, H. Sandanagobalane, M. Ekapanyapong, and W. Wong, "Compiler Orchestrated Prefetching via Speculation and Predication," in Proc. ASPLOS, 2004, pp. 189-198.
15. T. C. Mowry, "Tolerating latency through software-controlled data prefetching," Ph.D. dissertation, Stanford University, 1994.
16. K. Kennedy and J. Allen, Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers Inc., 2002.
17. ITK Software Guide, http://www.itk.org/ItkSoftwareGuide.pdf.
18. M. Baskaran, U. Bondhugula, S. Krishnamoorthy, J. Ramanujam, A. Bountev, and P. Sadayappan, "Automatic Data Movement and Computation Mapping for Multi-level Parallel Architectures with Explicitly Managed Memories," in Proc. PPoPP, 2008, pp. 1-10.
19. M. Kandemir and A. Choudhary, "Compiler-Directed Scratchpad Memory Hierarchy Design and Management," in Proc. DAC, 2002, pp. 628-633.
20. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," in IEEE Computer, 2002, pp. 50-58.
21. M. Martin, D. Sorin, B. Beckmann, M. Marty, M. Xu, A. Alameldeen, K. Moore, M. Hill, and D. Wood, "Multifacet's general execution-driven multiprocessor simulator(GEMS) toolset,"in Computer Architecture News, 2005, pp. 92-99.
22. Omega Library, http://www.cs.umd.edu/projects/omega.
23. S. Li, J. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi, "McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multi-core and Many-core Architectures," in Proc. MICRO, 2009, pp. 469-480.
24. Sun Microsystems, "UltraSPARC-II Enhancements: Support for Software Controlled Prefetch," White Paper, 1997.
25. B. Egger, S. Kim, C. Jang, J. Lee, S. L. Min, and H. Shin, "Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU," in IEEE Trans. on Computers, vol. 59, no. 8, 2010, pp. 1047-1062.