Architectural leakage-aware management of partitioned scratchpad memories

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1665-1670

  Golubeva, Olga ^a   Loghi, Mirko ^a   Poncino, Massimo ^a   Macii, Enrico ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC PROGRAMMING; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; LEAKAGE CURRENTS; LOGIC CIRCUITS;

ARCHITECTURAL LEAKAGE-AWARE MANAGEMENT; MEMORY ACCESS PATTERNS; PARTITIONED SCRATCHPAD MEMORIES;

DATA STORAGE EQUIPMENT;

EID: 34548317609     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364541     Document Type: Conference Paper

References (21)

1. P. Panda, N. Dutt, Memory Issues in Embedded Systems-on-Chip Optimization and Exploration, Kluwer, 1999.
2. A. Macii, L. Benini, M. Poticino, Memory Design Techniques for Low-Energy Embedded Systems, Kluwer Academic Publishers, Boston, MA, 2002.
3. "International Technology Roadmap for Semiconductors 2002 Edition," Semiconductor Industry Association, http://public.itrs.net.
4. E. Macii, R. Mehra, M, Poncino, "Micro-Architectural Power Estimation and Optimization," in Handbook of EDA for IC Design, G. Martin, L. Lavagno, and L. Scheffer Editors, CRC gg, Boca Raton, Florida, 2006.
5. A. Bogliolo, L. Benini, E. Lattanzi, G. De Micheli, "Specification and Analysis of Power-Managed Systems", Proceedings of the IEEE, Vol. 92, No. 8, pp. 1308-1346, Aug. 2004.
6. C. Su, A. Despain, "Cache Design Tradeoffs for Power and Performance Optimization: A Case Study," ISLPD-95, pp. 63-68, April 1995.
7. W. Shiue, C. Chakrabarti, "Memory Exploration for Low-Power Embedded Systems," DAC-55, pp. 140-145, June 1998.
8. S. Coumeri, D. E. Thomas, "Memory Modeling for System Synthesis," IEEE Transactions on VLSI Systems, Vol. 8, No. 3, pp. 327-334, June 2000.
9. L. Benini, L. Macchiarulo, A. Macii, E. Macii, M. Poncino, "Layout-Driven Memory Synthesis for Embedded Systems-on-Chip," IEEE Transactions on VLSI Systems, Vol. 10, No. 2, pp. 96-105, April 2002.
10. F. Angiolini, L. Benini, A. Caprara, "An Efficient Profile-Based Algorithm for Scratchpad Memory Partitioning", IEEE Transactions on Computer-Aided Design, Nov 2005, Vol. 24, No. 11, pp. 1660-1676.
11. O. Ozturk, M. Kandemir, "Nonuniform Banking for Reducing Memory Energy Consumption," DATE'05: Design, Automation and Test in Europe, Mar. 2005, pp. 814-819.
12. S. Kaxiras, Z. Hu, M. Martonosi, "Cache decay: Exploiting generational behavior to reduce cache leakage power," ISCA'01: Int. Symp. Computer Architecture, Jun. 2001, pp. 240-251.
13. K. Flautner, N. Kim, S. Martin, D. Blaauw, T. Mudge, "Drowsy caches: Simple techniques for reducing leakage power," ISCA'02: Int. Symp. on Computer Architecture, May 2002, pp. 148-157.
14. M. Powell, S.H. Yang, B. Falsafi, K Roy, T.N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories", ISLPED'00: International Symposium on Low Power Electronics and Design, July 2000, pp. 90-95.
15. M. Kandemir, M. J. Irwin, G. Chen, I. Kolcu, "Compiler-guided Leakage Optimization for Banked Scratch-Pad Memories," IEEE Transactions on VLSI Systems, Vol. 13, No. 10, Oct. 2005, pp. 1136-1146.
16. X. Lu, Y. Fu, "Reducing Leakage Power in Instruction Cache using WDC for Embedded Processors,", ASPDAC'05: Asia South Pacific Design Automation Conference, Jan. 2005, pp. 1292-1295.
17. J. Scott, L. Lee, J. Arends, B. Moyer, "Designing the Low-Power M·CORE Architecture", Int'l. Symp. on Computer Architecture Power Driven Microarchitecture Workshop, pp. 145-150, Jul. 1998.
18. T. Givargis, F. Vahid, F., "Platune: atuning framework for system-on-a-chip platforms", IEEE Transactions on Computer-Aided Design of Integrated Circuits and System, Vol. 21, No. 11, Nov. 2002, pp. 1317-1327.
19. M. R. Guthaus et al., "MiBench: A free, commercially representative embedded benchmark suite", IEEE 4th Annual Workshop on Workload Characterization, pp. 3-14, Dec. 2001.
20. Simplescalar toolset, http://www.simplescalar.com
21. M. Avriel, Nonlinear Programming: Analysis and Methods, Dover Publishing, 2003.