Estimating the worst-case energy consumption of embedded software

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn 2006, Issue , 2006, Pages 81-90

  Jayaseelan, Ramkumar ^a   Mitra, Tulika ^a   Li, Xianfeng ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE-CASE EXECUTION PROFILE; BATTERY TECHNOLOGY; ENERGY CONSTRAINTS; MISSION CRITICAL SYSTEMS;

COMPUTER SOFTWARE; ENERGY UTILIZATION; MOBILE TELECOMMUNICATION SYSTEMS; PARAMETER ESTIMATION;

EMBEDDED SYSTEMS;

EID: 33749604276     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2006.17     Document Type: Conference Paper

References (24)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2), 2002.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the Annual. International Symposium on Computer Architecture (ISCA), 2000.
3. A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Journal of Real time Systems, 18(2/3), 2000.
4. J. Engblom. Processor Pipelines and Static Worst-Case Execution Time Analysis. PhD thesis, Uppsala University, Sweden, 2002.
5. C. Ferdinand and R. Wilhelm. Fast and Efficient Cache Behavior Prediction for Real-Time Systems. Real-Time Systems, 17(2/3), 1999.
6. A. A. I. GmbH. aiT: Worst case execution time analyzer, 2004. http://www.absint.com/ait/.
7. C. Healy, R. Arnold, F. Mueller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1):53-70, 1999.
8. C. Healy et al. Supporting timing analysis by automatic bounding of loop iterations. Journal of Real-Time Systems, 18(2/3), 2000.
9. R. Heckmann et al. The Influence of Processor Architecture on the Design and the Results of WCET Tools. Proceedings of the IEEE, 91(7), 2003.
10. A. Kansal, D. Potter, and M. B. Srivastava. Performance aware tasking for environmentally powered sensor networks. In Proceedings of the Joint International. Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2004.
11. P. Landman. High-level power estimation. In Proceedings of the 1996 International Symposium on Low Power Electronics and Design, 1996.
12. X. Li, T. Mitra, and A. Roychoudhury. Modeling out-of-order processors for software timing analysis. In Proceedings of the IEEE Real-Time Systems Symposium (RTSS), 2004.
13. X. Li, T. Mitra, and A. Roychoudhury. Modeling control speculation for timing analysis. Real-Time Systems Journal, 29(1), 2005.
14. X. Li, A. Roychoudhury, and T. Mitra. Modeling out-of-order processors for WCET analysis. Technical Report TRC9/05, National University of Singapore, September 2005.
15. Y.-T. S. Li, S. Malik, and A. Wolfe. Performance estimation of embedded software with instruction cache modeling. ACM Transaction on Design Automation of Electronic Systems (TODAES), 4(3), 1999.
16. Micron. The micron system-power calculator. http://www.micron.com/ products/dram/syscalc.html.
17. S. Mohan, F. Mueller, D. Whalley, and C. Healy. Timing analysis for sensor network nodes of the Atmega processor family. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2005.
18. L. Nazhandali et al. A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution. In CASES, 2005.
19. C. Rusu, R. Melhem, and D. Mossé. Maximizing rewards for real-time applications with energy constraints. ACM Transactions on Embedded Computing Systems, 2(4), 2003.
20. A. Sinha and A. R Chandrakasan. Jouletrack: A web based tool for software energy profiling. In Proceedings of the Design Automation Conference (DAC), 2001.
21. L. Thiele and R. Wilhelm. Design for timing predictability. Real-Time Systems Journal, 28(2/3), 2004.
22. V. Tiwari, S. Malik, and A. Wolfe. Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions of VLSI Systems, 2(4), 1994.
23. W. Ye et al. The design and use of simplepower: A cycle-accurate energy estimation tool. In Proceedings of the ACM/IEEE Design Automation Conference (DAC), 2000.
24. Y. Zhang et al. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical Report CS-2003-05, University of Virginia, 2003.