Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 3, 2004, Pages 281-287

  Kandemir, Mahmut ^a   Kadayif, Ismail ^a   Choudhary, Alok ^b   Ramanujam, J ^c   Kolcu, Ibrahim ^d  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

^c LOUISIANA STATE UNIVERSITY   (United States)

^d UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Embedded systems; Loop dominated applications; Scratch pad memories (SPM)

Indexed keywords

ALGORITHMS; COMMUNICATION; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; ENERGY CONSERVATION; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM COMPILERS;

INTERPROCESSOR COMMUNICATION; LOOP-DOMINATED APPLICATIONS; SCATCH-PAD MEMORIES (SPM); SYSTEM-ON-A-CHIP;

MULTIPROCESSING SYSTEMS;

EID: 2142707258     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.824299     Document Type: Conference Paper

References (14)

1. T. Van Achteren, R. Lauwereins, and F. Catthoor, "Systematic data reuse exploration methodology for irregular access patterns," in Proc. 13th ACM/IEEE Symp. System-Level Synthesis, Madrid, Spain, Sept. 2000, pp. 115-121.
2. _, "Data reuse exploration techniques for loop-dominated applications," in Proc. 5th ACM/IEEE Design Test Europe Conf., Paris, France, Apr. 2002, pp. 428-435.
3. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng, "The SUIF compiler for scalable parallel machines," in Proc. 7th SIAM Conf. Parallel Processing Scientific Computing, Feb. 1995.
4. J. M. Anderson, "Automatic computation and data decomposition for multiprocessors," Ph.D. dissertation. Computer Systems Lab., Stanford Univ., Stanford, CA, Mar. 1997.
5. L. Benini, A. Macii, E. Macii, and M. Poncino, "Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation," IEEE Des. Test Comput., pp. 74-85, Apr.-June 2000.
6. E. G. Hallnor and S. K. Reinhardt, "A fully-associative software-managed cache design," in Proc. Int. Conf. Computer Architecture, Vancouver, BC, Canada, 2000, pp. 107-116.
7. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee, "Improving locality using loop and data transformations in an integrated framework," in Proc. Int. Symp. Microarchitecture, Dallas, TX, Dec. 1998, pp. 285-296.
8. M. Kandemir, J. Ramanujam, M. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh, "Dynamic management of scratch-pad memory space," in Proc. 38th Design Automation Conf., Las Vegas, N V, June 2001, pp. 690-695.
9. M. Kandemir and A. Choudhary, "Compiler-directed scratch pad memory hierarchy design and management," in Proc. 39th Design Automation Conf., June 2002, pp. 628-633.
10. A. W. Lim, G. I. Cheong, and M. S. Lam, "An affine partitioning algorithm to maximize parallelism and minimize communication," in Proc. 13th ACM SIGARCH Int. Conf. Supercomputrng, June 1999, pp. 228-237.
11. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratch-pad-memory in embedded processor applications," in Proc. Eur.Design Test Conf., Paris, France, Mar. 1997, pp. 7-11.
12. _, "Architectural exploration and optimization of local memory in embedded systems," in Proc. Int. Symp. System Synthesis, Antwerp, Belgium, Sept. 1997, pp. 90-97.
13. S. Steinke et al., "Assigning program and data objects to scratchpad for energy reduction," in Proc. Eur. Design Test Conf, Paris, France, 2002, pp. 1-7.
14. S. Wuytack, J. P. Diguet, F. Catthoor, and H. De Man, "A formalized methodology for data reuse exploration for low-power hierarchical memory mappings," IEEE Trans. VLSI Syst., vol. 6, pp. 529-537, Dec. 1998.