High Speed and Low Energy Capacitively Driven On-Chip Wires

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 1, 2008, Pages 52-60

  Ho, Ron ^a   Ono, Tarik ^a   Hopkins, Robert David ^a   Chow, Alex ^a   Justin Schauer, Justin ^a   Liu, Frankie Y ^a   Drost, Robert ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

Capacitance; electromagnetic coupling; integrated circuit interconnections; very large scale integration

Indexed keywords

EID: 85008061069     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.2007.910807     Document Type: Article

References (22)

1. R. Ho, K. W. Mai, and M. A. Horowitz, “The future of wires,” Proc. IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001.
2. U. G. Nawathe, M. Hassan, L. Warriner, K. Yen, B. Upputuri, D. Greenhill, A. Kumar, and H. Park, “An 8-core 64-thread 64b power-efficient SPARC SoC,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 108–109.
3. D. C. Pham, T. Aipperspach, D. Boerstler, M. Bolliger, R. Chaudhry, D. Cox, P. Harvey, P. M. Harvey, H. P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Pham, J. Pille, S. Posluszny, M. Riley, D. L. Stasiak, M. Suzuoki, O. Takahashi, J. Warnock, S. Weitzel, D. Wendel, and K. Yazawa, “Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 179–196, Jan. 2006.
4. R. Drost, C. Forrest, B. Guenin, R. Ho, A. V. Krishnamoorthy, D. Cohen, J. E. Cunningham, B. Tourancheau, A. Zingher, A. Chow, G. Lauterbach, and I. Sutherland, “Challenges in building a flat-bandwidth memory hierarchy for a large-scale computer with proximity communication,” in IEEE Symp. Hot Interconnects Dig. Tech. Papers, 2005, pp. 13–22.
5. R. T. Chang, N. Talwalkar, C. P. Yue, and S. S. Wong, “Near speed-of-light signaling over on-chip electrical interconnects,” IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 834–838, May 2003.
6. A. P. Jose, G. Patounakis, and K. L. Shepard, “Pulsed current-mode signaling for nearly speed-of-light intrachip communication,” IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 772–780, Apr. 2006.
7. M. P. Flynn and J. J. Kang, “Global signaling over lossy transmission lines,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2005, pp. 985–992.
8. H. Kaul and D. Sylvester, “Low-power on-chip communication based on transition-aware global signaling (TAGS),” IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 12, no. 5, pp. 464–476, May 2004.
9. A. Nalamalpu, S. Srinivasan, and W. P. Burleson, “Boosters for driving long onchip interconnects—Design issues, interconnect synthesis, and comparison with repeaters,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 1, pp. 50–62, Jan. 2002.
10. I. Dobbelaere, M. Horowitz, and A. El Gamal, “Regenerative feedback repeaters for programmable interconnections,” IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1246–1253, Nov. 1995.
11. R. Ho, K. Mai, and M. Horowitz, “Efficient on-chip global interconnects,” in Symp. VLSI Circuits Dig. Tech. Papers, 2003, pp. 271–274.
12. R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, and R. Drost, “High-speed and low-energy capacitively-driven on-chip wires,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 412–413.
13. R. Drost, R. Ho, and T. Ono, “Method and apparatus for driving on-chip wires through capacitive coupling,” Patent pending, filed, Sep. 28, 2004.
14. L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, “Power distribution system design methodology and capacitor selection for modern CMOS technology,” IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 284–291, Aug. 1999.
15. E. Alon, J. Kim, S. Pamarti, K. Chang, and M. Horowitz, “Replica compensated linear regulators for supply-regulated phase-locked loops,” IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 413–424, Feb. 2006.
16. S. M. Rubin, “A general-purpose framework for CAD algorithms,” IEEE Commun. Mag., vol. 29, no. 5, pp. 59–62, May 1991.
17. R. Proebsting, R. Ho, and R. Drost, “Method and apparatus for routing differential signals across a semiconductor chip,” U.S. Patent 7,139,993, Nov. 21, 2006.
18. B. Nikolic, V. G. Oklobdzija, V. Stojanovic, W. Jia, J. K.-S. Chiu, and M. Ming-Tak Leung, “Improved sense-amplifier-based flip-flop: Design and measurements,” IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876–884, Jun. 2000.
19. R. Ho, J. Gainsley, and R. Drost, “Long wires and asynchronous control,” in Proc. 10th Int. Symp. Asynchronous Circuits and Systems, Apr. 2004, pp. 240–249.
20. E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta, “A 0.28pJ/b 2Gb/s/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 414–415.
21. W. Dally and J. Poulton, “Transmitter equalization for 4-Gbps signaling,” IEEE Micro, vol. 17, no. 1, pp. 48–56, Jan. 1997.
22. R. Ho, B. Amrutur, K. Mai, B. Wilburn, T. Mori, and M. Horowitz, “Applications of on-chip samplers for test and measurement of integrated circuits,” in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 1998, pp. 138–139.