Global signaling over lossy transmission lines

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 985-992

  Flynn, Michael P ^a   Kang, Joshua Jaeyoung ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Global wiring; Serial interconnection; Transmission line

Indexed keywords

ACOUSTIC NOISE; CMOS INTEGRATED CIRCUITS; INTERCONNECTION NETWORKS; SIGNAL PROCESSING; TELECOMMUNICATION LINKS; TELECOMMUNICATION REPEATERS;

GLOBAL SIGNALING; GLOBAL WIRING; LOSSY TRANSMISSION LINES; SERIAL INTERCONNECTION;

ELECTRIC LINES;

EID: 33751400836     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560205     Document Type: Conference Paper

References (19)

1. S.D. Naffziger, et al., "The implementation of the Itanium 2 microprocessor," IEEE Journal of Solid-State Circuits, pp. 1448-1460, November 2002.
2. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron II: A global wiring paradigm," Proc. International Symposium on Physical Design, pp. 193-200, 1999.
3. W.J. Dally, "Computer architecture is all about interconnect," High-Perf. Comp. Architecture, panel discussion, 2002.
4. R. Ho, K. Mai and M. A. Horowitz, "The future of wires", Proceedings of the IEEE, vol. 89, no. 4, April 2001.
5. S. S. Wong, P. Yue, R. Chang, S. Kim, B. Kleveland, F. O'Mahony "On-chip interconnect inductance - friend or foe" Proceedings of the Fourth International Symposium on Quality Electronic Design, 2003.
6. B. Kleveland, T. H. Lee and S. S. Wong "50-GHz interconnect design in standard silicon technology", IEEE MTT-S Digest, pp. 1913-1916, 1998.
7. W. J. Dally and J. W. Poulton "Digital Systems Engineering", Cambridge University Press, 1998.
8. D. J. Foley and M. P. Flynn, "A low-power 8-PAM serial transceiver in 0.5μm digital CMOS," IEEE Journal of Solid-State Circuits, March 2002.
9. D. J. Foley and M. P. Flynn, "CMOS DLL based 2V, 3.2ps jitter, 1GHz clock synthesizer and temperature-compensated tunable oscillator," IEEE Journal of Solid-State Circuits, March 2001.
10. A. X. Widmer and P.A. Franaszek "Transmission code for high-speed fibre-optic data networks" Electronics Letters, March 1983.
11. R. T. Chang, N. Talwalkar, C. P. Yue, and S. S. Wong, "Near speed-of-light signaling over on-chip electrical interconnects", IEEE Journal of Solid-state Circuits, vol. 38, no. 5, May 2003.
12. M. F. Chang et al. "Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communication" IEEE Transactions on Electron Devices, vol. 52, no. 7, July 2005.
13. S. Gomi, K. Nakamura, H. Ito, K. Okada, and K. Masu "Differential Transmission Line Interconnect for High Speed and Low Power Global Wiring", Proceedings of IEEE CICC, 2005.
14. B. Kleveland, C. H. Diaz, D. Vook, L. Madden, T Lee, and S. Wong, "Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design", IEEE JSSC, vol. 36, no. 10, Oct. 2001
15. H. Hasegawa, M. Furukawa, and H. Yanai, "Properties of microstrip line on Si-SiO2 systems," IEEE Trans. Microwave Theory Tech., vol. 19, pp. 869-881, November 1971.
16. J. S. Ko, B. K. Kim, and K. Lee, "Simple modeling of coplanar waveguide on thick dielectric over lossy substrate," IEEE Trans. Electron Devices, vol. 44, pp. 856-861, May 1997.
17. J. Kang, J. Park and M. P. Flynn, "Global High-Speed Signaling in Nanometer CMOS" Proceedings of A-SSCC, 2005.
18. J. Inoue, H. Ito, S. Gomi, T. Kyogoku, T. Uezono, K. Okada, and K. Masu, "Evaluation of on-chip transmission line interconnect using wire length distribution" ASP-DAC 2005
19. B. Kleveland, X. Qi, L. Madden, T. Furusawa, R. W. Dutton, M. A. Horowitz, and S. Simon Wong, "High-Frequency Characterization of On-Chip Digital Interconnects" IEEE Journal of Solid-State Circuits, vol. 37, no. 6, June 2002