Boosters for driving long onchip interconnects - Design issues, interconnect synthesis, and comparison with repeaters

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 1, 2002, Pages 50-62

  Nalamalpu, Ankireddy ^b   Srinivasan, Sriram ^a,c   Burleson, Wayne P ^a,c  

^a IEEE   (United States)

^b INTEL CORPORATION   (United States)

^c University of Massachusetts   (United States)

Author keywords

Circuit; Deep submicron; Interconnect; Repeater insertion

Indexed keywords

BOOSTER CIRCUITS; ONCHIP INTERCONNECTS;

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; CONSTRAINT THEORY; MICROPROCESSOR CHIPS; SENSITIVITY ANALYSIS;

INTERCONNECTION NETWORKS;

EID: 0036183153     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.974137     Document Type: Article

References (16)

1. Optimal interconnection circuits for VLSI
2. Parallel regeneration of interconnections in VLSI and ULSI circuits
3. Repeater design to reduce delay and power in resistive interconnect
4. Repeater insertion in deep sub-micron CMOS: Ramp-based analytical model and placement sensitivity analysis
5. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
6. Quantifying and mitigating the effects of repeater placement constraints on interconnect performance
7. Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ULSI
8. Regenerative feedback repeaters for programmable interconnections
9. Getting to the bottom of deep sub-micron II: A global paradigm
10. Statistical estimation of short-circuit power in VLSI systems
11. Modeling the CMOS short-circuit power dissipation
12. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
13. Interconnect estimation and planning for deep submicron designs
14. Transparent repeaters