COMET: Communication-optimised multi-threaded error-detection technique

Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016

Volumn , Issue , 2016, Pages

  Mitropoulou, Konstantina ^a   Porpodas, Vasileios ^b   Jones, Timothy M ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b INTEL CORPORATION   (United States)

Author keywords

Code generation; Communication optimisations; Error detection; Soft errors

Indexed keywords

BENCHMARKING; BIT ERROR RATE; CODES (SYMBOLS); EMBEDDED SYSTEMS; ERRORS; PROGRAM COMPILERS; RADIATION HARDENING; RECONFIGURABLE HARDWARE;

CODE GENERATION; ERROR-DETECTION TECHNIQUES; INTER-CORE COMMUNICATIONS; NAS PARALLEL BENCHMARKS; OPTIMISATIONS; PERFORMANCE BOTTLENECKS; SOFT ERROR; SOFTWARE ERROR DETECTION;

ERROR DETECTION;

EID: 84995686768     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1235     Document Type: Conference Paper

References (32)

1. GCC: GNU Compiler Collection. http://gcc.gnu.org.
2. The LLVM Compiler Infrastructure. http://llvm.org.
3. NAS Parallel Benchmarks. http://www.nas.nasa.gov/publications/npb.html.
4. PERF: Linux Profiling With Performance Counters. https://perf.wiki.kernel.org.
5. D. Bernick, B. Bruckert, P. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen. NonStop Advanced Architecture. In DSN 2005.
6. J. Chang, G. Reis, and D. August. Automatic Instruction-Level Software-Only Recovery. In DSN 2006.
7. C. Constantinescu. Trends and Challenges in VLSI Circuit Reliability. IEEE Micro 2003.
8. M. L. Fair, C. R. Conklin, S. Swaney, P. Meaney, W. Clarke, L. Alves, I. N. Modi, F. Freier, W. Fischer, and N. E. Weber. Reliability, Availability, and Serviceability (RAS) of the IBM eServer Z990. IBM Journal of Research and Development 2004.
9. S. Feng, S. Gupta, A. Ansari, and S. Mahlke. Shoestring: Probabilistic Soft Error Reliability on the Cheap. In ASPLOS 2010.
10. K. Gharachorloo and P. B. Gibbons. Detecting Violations of Sequential Consistency. In Proceedings of SPAA 1991.
11. W.-M. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, et al. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. the Journal of Supercomputing 1993.
12. T. B. Jablin, Y. Zhang, J. A. Jablin, J. Huang, H. Kim, and D. I. August. Liberty Queues for EPIC Architectures. In Proceedings of EPIC Workshop 2010.
13. L. Lamport. Specifying Concurrent Program Modules. TOPLAS 1983.
14. P. P. Lee, T. Bu, and G. Chandranmenon. A Lock-Free, Cache-Efficient Shared Ring Buffer for Multi-Core Architectures. In ANCS 2009.
15. P. P. Lee, T. Bu, and G. Chandranmenon. A Lock-Free, Cache-Efficient Multi-Core Synchronization Mechanism for Line-Rate Network Traffic Monitoring. In IPDPS 2010.
16. P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. Lichtenstein, R. P. Nix, J. S. O'donnell, and J. C. Ruttenberg. The Multiflow Trace Scheduling Compiler. The journal of Supercomputing, 1993.
17. S. A. Mahlke, W. Y. Chen, W.-m. W. Hwu, B. R. Rau, and M. S. Schlansker. Sentinel Scheduling for VLIW and Superscalar Processors. In ASPLOS 1992.
18. S. Michalak, K. Harris, N. Hengartner, B. Takala, and S. Wender. Predicting the Number of Fatal Soft Errors in Los Alamos National Laboratory's ASC Q Supercomputer. IEEE Transactions on Device and Materials Reliability 2005.
19. K. Mitropoulou, V. Porpodas, and M. Cintra. DRIFT: Decoupled compileR-based Instruction-level Fault-Tolerance. In LCPC 2013.
20. K. Mitropoulou, V. Porpodas, X. Zhang, and T. M. Jones. Lynx: Using OS and Hardware Support for Fast Fine-Grained Inter-Core Communication. In ICS 2016.
21. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. In ISCA 2002.
22. N. Oh, P. Shirvani, and E. McCluskey. Error Detection by Duplicated Instructions in Super-scalar Processors. IEEE Transactions on Reliability 2002.
23. S. K. Reinhardt and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In ISCA 2000.
24. G. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. August. SWIFT: Software Implemented Fault Tolerance. In CGO 2005.
25. E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In International Symposium on Fault-Tolerant Computing 1999.
26. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In DSN 2002.
27. A. Shye, T. Moseley, V. Reddi, J. Blomstedt, and D. Connors. Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance. In DSN 2007.
28. D. J. Sorin. Fault Tolerant Computer Architecture. Synthesis Lectures on Computer Architecture, 2009.
29. J. Srinivasan, S. Adve, P. Bose, and J. Rivers. The Impact of Technology Scaling on Lifetime Reliability. In DSN 2004.
30. C. Wang, H.-S. Kim, Y. Wu, and V. Ying. Compiler-Managed Software-Based Redundant Multi-Threading for Transient Fault Detection. In CGO 2007.
31. Y. Zhang, S. Ghosh, J. Huang, J. W. Lee, S. A. Mahlke, and D. I. August. Runtime Asynchronous Fault Tolerance via Speculation. In CGO 2012.
32. Y. Zhang, J. W. Lee, N. P. Johnson, and D. I. August. DAFT: Decoupled Acyclic Fault Tolerance. In PACT 2010.