A Mini Review of Neuromorphic Architectures and Implementations

IEEE Transactions on Electron Devices

Volumn 63, Issue 10, 2016, Pages 3819-3829

  Nawrocki, Robert A ^a   Voyles, Richard M ^b   Shaheen, Sean E ^c  

^a UNIVERSITY OF TOKYO   (Japan)

^b PURDUE UNIVERSITY   (United States)

^c UCB 450   (United States)

Author keywords

Artificial synapse; bioinspired computing; hardware neural network; memristive device; neuromorphic engineering

Indexed keywords

APPLICATION PROGRAMS; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; LEARNING SYSTEMS; MEMRISTORS; NETWORK ARCHITECTURE; SUPERCOMPUTERS;

ARTIFICIAL SYNAPSE; BIO-INSPIRED COMPUTING; HARDWARE NEURAL NETWORKS; MEMRISTIVE DEVICE; NEUROMORPHIC ENGINEERING;

HARDWARE;

EID: 84989177832     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2016.2598413     Document Type: Review

References (125)

1. H. G. Cragon, Computer Architecture and Implementation. Cambridge, U.K.: Cambridge Univ. Press, 2000.
2. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy. (2012). "Proposal for neuromorphic hardware using spin devices." [Online]. Available: http://arxiv.org/ftp/arxiv/papers/1206/1206.3227.pdf
3. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
4. A. Rusiecki, M. Kordos, T. Kamiński, and K. Greń, "Training neural networks on noisy data," in Artificial Intelligence and Soft Computing, vol. 8467, L. Rutkowski, M. Korytkowski, R. Scherer, R. Tadeusiewicz, L. A. Zadeh, and J. M. Zurada, Eds. Berlin, Germany: Springer-Verlag, 2014, pp. 131-142.
5. M. Trompf, "Neural network development for noise reduction in robust speech recognition," in Proc. Int. Joint Conf. Neural Netw. (IJCNN), vol. 4. Jun. 1992, pp. 722-727.
6. C. Staelin and M. Fischer, "Image artifact reduction using a neural network," U.S. Patent 7. 346 208. B2, Mar. 18, 2008.
7. D. Fox. (2009). Brain-like chip may solve computers' big problem: Energy. Discover, accessed on Oct. 2009. [Online]. Available: http://discovermagazine.com/2009/oct/06-brain-like-chip-may-solvecomputers- big-problem-energy
8. IBM Power 750. and 760. Technical Overview and Introduction, IBM, Somers, NY, USA, Oct. 2015.
9. IBM. (2014). Putting Watson to Work. [Online]. Available: http://www- 03.ibm.com/systems/power/solutions/watson/
10. M. Hennecke, W. Frings, W. Homberg, A. Zitz, M. Knobloch, and H. Böttiger, "Measuring power consumption on IBM Blue Gene/P," Comput. Sci.-Res. Develop, vol. 27, no. 4, pp. 329-336, 2012.
11. E. R. Kandel and J. H. Schwartz, Principles of Neural Science, 2nd ed. New York, NY, USA: Elsevier, 1985.
12. C. Koch. (2016). How the Computer Beat the Go Master. [Online]. Available: http://www.scientificamerican.com/article/howthe- computer-beat-the-go-master/
13. D. Silver et al, "Mastering the game of Go with deep neural networks and tree search," Nature, vol. 529, no. 7587, pp. 484-489, 2016.
14. K. Boahen, "Neuromorphic microchips," Sci. Amer, vol. 292, no. 5, pp. 56-63, 2005. [Online]. Available: http://www.stanford.edu/group/ brainsinsilicon/pdf/05-journ-SciAm-NeurmorphChips.pdf
15. J. Hasler and B. Marr, "Finding a roadmap to achieve large neuromorphic hardware systems," Frontiers Neurosci, vol. 7, p. 118, Sep. 2013.
16. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. L. Olsen, "Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools," J. Neurosci, vol. 27, no. 44, pp. 11807-11819, 2007.
17. T. Sharp, F. Galluppi, A. Rast, and S. Furber, "Power-efficient simulation of detailed cortical microcircuits on SpiNNaker," J. Neurosci. Methods, vol. 210, no. 1, pp. 110-118, 2012.
18. F. Corradi, D. Bontrager, and G. Indiveri, "Toward neuromorphic intelligent brain-machine interfaces: An event-based neural recording and processing system," in Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS), Oct. 2014, pp. 584-587.
19. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008.
20. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Comput, vol. 19, no. 10, pp. 2581-2603, 2007.
21. F. Rieke, D. Warland, R. de Ruyter van Steveninck, and W. Bialek, Spikes: Exploring the Neural Code. Cambridge, MA, USA: MIT Press, 1999.
22. P. Dayan and L. F. Abbott, Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems. Cambridge, MA, USA: MIT Press, 2005.
23. A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," J. Physiol, vol. 117, no. 4, pp. 500-544, 1952.
24. S. Renaud, J. Tomas, Y. Bornat, A. Daouzli, and S. Saighi, "Neuromimetic ICs with analog cores: An alternative for simulating spiking neural networks," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 3355-3358.
25. T. Yu and G. Cauwenberghs, "Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics," IEEE Trans. Biomed. Circuits Syst, vol. 4, no. 3, pp. 139-148, Jun. 2010.
26. C. Mead, Analog VLSI and Neural Systems. Reading, MA, USA: Addison-Wesley, 1989.
27. R. T. Edwards and G. Cauwenberghs, "Synthesis of log-domain filters from first-order building blocks," Analog Integr. Circuits Signal Process, vol. 22, no. 2, pp. 177-186, 2000.
28. J. V. Arthur and K. Boahen, "Recurrently connected silicon neurons with active dendrites for one-shot learning," in Proc. IEEE Int. Joint Conf. Neural Netw, vol. 3. Jul. 2004, pp. 1699-1704.
29. G. Indiveri et al, "Neuromorphic silicon neuron circuits," Frontiers Neurosci, vol. 5, p. 73, May 2011.
30. S. Haykin, Neural Networks: A Comprehensive Foundation. Upper Saddle River, NJ, USA: Pearson Education, 1998.
31. A. Deshmukh, J. Morghade, A. Khera, and P. Bajaj, "Binary neural networks-A CMOS design approach," in Knowledge-Based Intelligent Information and Engineering Systems, vol. 3681, R. Khosla, R. J. Howlett, and L. C. Jain, Eds. Heidelberg, Germany: Springer, 2005, pp. 1291-1296, doi: 10.1007/11552413-184.
32. A. K. Gupta and N. Bhat, "Asymmetric cross-coupled differential pair configuration to realize neuron activation function and its derivative," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 1, pp. 10-13, Jan. 2005.
33. iniLabs. (2014). Dynamic Vision Sensor. [Online]. Available: http://www.inilabs.com/products
34. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128×128 120. dB 15. μs latency asynchronous temporal contrast vision sensor," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566-576, Feb. 2008.
35. P. Gao, B. V. Benjamin, and K. Boahen, "Dynamical system guided mapping of quantitative neuronal models onto neuromorphic hardware," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 10, pp. 2383-2394, Oct. 2012.
36. N. Qiao et al, "A reconfigurable on-line learning spiking neuromorphic processor comprising 256. neurons and 128. K synapses," Frontiers Neurosci, vol. 9, p. 141, Apr. 2015.
37. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. Neural Netw, vol. 4, no. 3, pp. 523-528, May 1993.
38. S. R. Deiss, R. J. Douglas, and A. M. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems," in Pulsed Neural Networks, W. Maass and C. M. Bishop, Eds. Cambridge, MA, USA: MIT Press, 1998, pp. 6157-6178.
39. J. Gehlhaar. (2014). Neuromorphic Processing: A New Frontier in Scaling Computer Architecture. [Online]. Available: http://www.cs.utah. edu/asplos14/files/Jeff-Gehlhaar-ASPLOS-Keynote.pdf
40. S. Kumar. (2014). Introducing Qualcomm Zeroth Processors: Brain-Inspired Computing. [Online]. Available: http://www.qualcomm. com/media/blog/2013/10/10/introducing-qualcomm-zeroth-processorsbrain- inspired-computing
41. DARPA. (2013). Systems of Neuromorphic Adaptive Plastic Scalable Electronics (SyNAPSE). [Online]. Available: http://www.darpa. mil/Our-Work/DSO/Programs/Systems-of-Neuromorphic-Adaptive- Plastic-Scalable-Electronics-(SYNAPSE).aspx
42. IBM. (2013). Cognitive Computing. [Online]. Available: http://www. research.ibm.com/cognitive-computing/
43. HRL. (2013). Center for Neural and Emergent Systems. [Online]. Available: http://www.hrl.com/laboratories/cnes/cnes-main.html
44. R. Ananthanarayanan, S. K. Esser, H. D. Simon, and D. S. Modha, "The cat is out of the bag: Cortical simulations with 109. neurons, 1013. synapses," in Proc. Conf. High Perform. Comput. Netw, Storage Anal, 2009, Art. no. 63.
45. J.-S. Seo et al, "A 45. nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2011, pp. 1-4.
46. J.-Y. Chun, J.-W. Han, T.-W. Kim, and D.-S. Seo, "Enhancement of organic light-emitting diodes efficiency using carbon nanotube doped hole-injection layer on the Al-doped ZnO anode," ECS Solid State Lett, vol. 1, no. 3, pp. R13-R15, 2012.
47. P. A. Merolla et al, "A million spiking-neuron integrated circuit with a scalable communication network and interface," Science, vol. 345, no. 6197, pp. 668-673, Aug. 2014.
48. C. Metz. (Aug. 17, 2015). IBM's 'rodent brain' chip could make our phones hyper-smart. Wired. [Online]. Available: http://www. wired.com/2015/08/ibms-rodent-brain-chip-make-phones-hyper-smart/
49. J. Hawkins and D. George, "Hierarchical temporal memory: Concepts, theory, and terminology," Numenta Inc, White Paper, 2006. [Online]. Available: http://www-edlab.cs.umass.edu/cs691jj/hawkinsand- george-2006.pdf
50. J. Park et al, "Spatially resolved one-dimensional boundary states in graphene-hexagonal boron nitride planar heterostructures," Nature Commun, vol. 5, Nov. 2014, Art. no. 5403.
51. J. Holleman and I. Arel, "Low-power analog deep learning architecture for image processing," presented at the Govern. Microcircuit Appl. Critical Technol. Conf. (GOMAC Tech), St. Louis, MO, USA, 2015.
52. EPFL. (2013). The Blue Brain Project. [Online]. Available: http:// bluebrain.epfl.ch/
53. W. Maass, R. Legenstein, and H. Markram, "A new approach towards vision suggested by biologically realistic neural microcircuit models," in Biologically Motivated Computer Vision, vol. 2525, H. H. Bülthoff, S.-W. Lee, T. A. Poggio, and C. Wallraven, Eds. Berlin, Germany: Springer-Verlag, 2002, pp. 282-293, doi: 10.1007/3-540-36181-2-28.
54. M. W. Reimann, C. A. Anastassiou, R. Perin, S. L. Hill, H. Markram, and C. Koch, "A biophysically detailed model of neocortical local field potentials predicts the critical role of active membrane currents," Neuron, vol. 79, no. 2, pp. 375-390, 2013.
55. H. Markram et al, "Reconstruction and simulation of neocortical microcircuitry," Cell, vol. 163, no. 2, pp. 456-492, 2015.
56. HBP. (2013). The Human Brain Project; EU Report. [Online]. Available: http://ec.europa.eu/research/participants/portal/doc/call/ h2020/h2020-fetflag-2014/1595110-6pilots-hbp-publicreport-en.pdf
57. HBP. (2014). The Human Brain Project. [Online]. Available: https://www.humanbrainproject.eu/
58. WhiteHouse. (2013). BRAIN Initiative. [Online]. Available: http://www. whitehouse.gov/share/brain-initiative
59. NIH. (2013). Brain Research Through Advancing Innovative Neurotechnologies (BRAIN). [Online]. Available: http://www.nih.gov/ science/brain/
60. L. O. Chua, "Memristor-The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
61. P. Marks. (2012). Online Spat Over Who Joins Memristor Club. [Online]. Available: http://www.newscientist.com/article/mg21328535. 200-online-spat-over-who-joins-memristor-club.html
62. P. Meuffels and R. Soni. (2012). "Fundamental issues and problems in the realization of memristors." [Online]. Available: http://arxiv.org/abs/1207.7319
63. S. Vongehr and X. Meng, "The missing memristor has not been found," Sci. Rep, vol. 5, Jun. 2015, Art. no. 11657.
64. A. Mehonic et al, "Resistive switching in silicon suboxide films," J. Appl. Phys, vol. 111, no. 7, pp. 074507-1-074507-9, 2012.
65. E. R. Kandel, J. H. Schwartz, and T. M. Jessell, Principles of Neural Science. New York, NY, USA: McGraw-Hill, 2000.
66. L. Deng, D. Wang, Z. Zhang, P. Tang, G. Li, and J. Pei, "Energy consumption analysis for various memristive networks under different learning strategies," Phys. Lett. A, vol. 380, pp. 903-909, Feb. 2016.
67. K. Likharev, A. Mayr, I. Muckra, and O. Türel, "CrossNets-Highperformance neuromorphic architectures for CMOL circuits," in Molecular Electronics III, vol. 1006, J. R. Reimers, C. A. Picconatto, J. C. Ellenbogen, and R. Shashidhar, Eds. New York, NY, USA: New York Acad. Sciences, 2003, pp. 146-163.
68. D. B. Strukov and K. K. Likharev, "Reconfigurable nano-crossbar architectures," in Nanoelectronics and Information Technology, R. Waser, Ed, 3rd ed. New York, NY, USA: Wiley, 2012.
69. J. H. Lee and K. K. Likharev, "Defect-tolerant nanoelectronic pattern classifiers," Int. J. Circuit Theory Appl, vol. 35, no. 3, pp. 239-264, 2007.
70. Ö. Türel, J. H. Lee, X. Ma, and K. K. Likharev, "Neuromorphic architectures for nanoelectronic circuits," Int. J. Circuits Theory Appl, vol. 32, no. 5, pp. 277-302, Sep./Oct. 2004.
71. T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco, "STDP and STDP variations with memristors for spiking neuromorphic learning systems," Frontiers Neurosci, vol. 7, p. 2, Feb. 2013.
72. H. Wang, H. Li, and R. E. Pino, "Memristor-based synapse design and training scheme for neuromorphic computing architecture," in Proc. Int. Joint Conf. Neural Netw. (IJCNN), 2012, pp. 1-5.
73. L. Chen, C. Li, X. Wang, and S. Duan, "Associate learning and correcting in a memristive neural network," Neural Comput. Appl, vol. 22, no. 6, pp. 1071-1076, 2013.
74. R. S. Potember, T. O. Poehler, and D. O. Cowan, "Electrical switching and memory phenomena in Cu-TCNQ thin films," Appl. Phys. Lett, vol. 34, no. 6, pp. 405-407, 1979.
75. L. P. Ma, J. Liu, and Y. Yang, "Organic electrical bistable devices and rewritable memory cells," Appl. Phys. Lett, vol. 80, no. 16, pp. 2997-2999, 2002.
76. V. K. Sangwan et al, "Gate-tunable memristive phenomena mediated by grain boundaries in single-layer MoS2," Nature Nanotechnol, vol. 10, pp. 403-406, Apr. 2015.
77. Y. Nishitani, Y. Kaneko, and M. Ueda, "Artificial synapses using ferroelectric memristors embedded with CMOS Circuit for image recognition," in Proc. 72nd Annu. Device Res. Conf. (DRC), Jun. 2014, pp. 297-298.
78. D. Kuzum, S. Yu, and H.-S. P. Wong, "Synaptic electronics: Materials, devices and applications," Nanotechnology, vol. 24, no. 38, p. 382001, 2013.
79. S. Porro, E. Accornero, C. F. Pirri, and C. Ricciardi, "Memristive devices based on graphene oxide," Carbon, vol. 85, pp. 383-396, Apr. 2015.
80. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett, vol. 10, no. 4, pp. 1297-1301, 2010.
81. S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu, "Stochastic memristive devices for computing and neuromorphic applications," Nanoscale, vol. 5, no. 13, pp. 5872-5878, 2013.
82. K.-H. Kim et al, "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano Lett, vol. 12, no. 1, pp. 389-395, 2012.
83. M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, pp. 61-64, May 2015.
84. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," Nanotechnology, vol. 24, no. 38, p. 384010, 2013.
85. M. Ziegler, C. Riggert, M. Hansen, T. Bartsch, and H. Kohlstedt, "Memristive Hebbian plasticity model: Device requirements for the emulation of Hebbian plasticity based on memristive devices," IEEE Trans. Biomed. Circuits Syst, vol. 9, no. 2, pp. 197-206, Apr. 2015.
86. T. Chou, J.-C. Liu, L.-W. Chiu, I.-T. Wang, C.-M. Tsai, and T.-H. Hou, "Neuromorphic pattern learning using HBM electronic synapse with excitatory and inhibitory plasticity," in Proc. Int. Symp. VLSI Technol, Syst. Appl. (VLSI-TSA), Apr. 2015, pp. 1-2.
87. W. Woods, J. Bürger, and C. Teuscher, "Synaptic weight states in a locally competitive algorithm for neuromorphic memristive hardware," IEEE Trans. Nanotechnol, vol. 14, no. 6, pp. 945-953, Nov. 2015.
88. H. Mostafa, A. Khiat, A. Serb, C. G. Mayr, G. Indiveri, and T. Prodromakis, "Implementation of a spike-based perceptron learning rule using TiO2-x memristors," Frontiers Neurosci, vol. 9, p. 357, Oct. 2015.
89. Y. Li et al, "Associative learning with temporal contiguity in a memristive circuit for large-scale neuromorphic networks," Adv. Electron. Mater, vol. 1, no. 8, pp. 1-8, 2015.
90. A. V. Kolobov, P. Fons, A. I. Frenkel, A. L. Ankudinov, J. Tominaga, and T. Uruga, "Understanding the phase-change mechanism of rewritable optical media," Nature Mater, vol. 3, pp. 703-708, Sep. 2004.
91. S. R. Ovshinsky, "Reversible electrical switching phenomena in disordered structures," Phys. Rev. Lett, vol. 21, pp. 1450-1453, Nov. 1968.
92. G. W. Burr et al, "Experimental demonstration and tolerancing of a large-scale neural network (165 000. synapses) using phase-change memory as the synaptic weight element," IEEE Trans. Electron Devices, vol. 62, no. 11, pp. 3498-3507, Nov. 2015.
93. S. Kim et al, "NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning," in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2015, pp. 17.1.1-17.1.4.
94. Z. Wang, S. Ambrogio, S. Balatti, and D. Ielmini, "A 2-transistor/ 1-resistor artificial synapse capable of communication and stochastic learning in neuromorphic systems," Frontiers Neurosci, vol. 8, p. 438, Jan. 2015.
95. S. Ambrogio et al, "Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses," Frontiers Neurosci, vol. 10, p. 56, Mar. 2016.
96. T. Gokmen and Y. Vlasov. (Mar. 1, 2016). "Acceleration of deep neural network training with resistive cross-point devices." [Online]. Available: http://arxiv.org/abs/1603.07341
97. S. Yu, P.-Y. Chen, Y. Cao, L. Xia, Y. Wang, and H. Wu, "Scalingup resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect," in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2015, pp. 17.3.1-17.3.4.
98. B. A. Bailey, M. O. Reese, D. C. Olson, S. E. Shaheen, and N. Kopidakis, "Air-processed organic photovoltaic devices fabricated with hot press lamination," Organic Electron, vol. 12, no. 1, pp. 108-112, 2011.
99. F. So, Organic Electronics: Materials, Processing, Devices and Applications. Boca Raton, FL, USA: CRC Press, 2010.
100. F. C. Krebs, S. A. Gevorgyan, and J. Alstrup, "A roll-to-roll process to flexible polymer solar cells: Model studies, manufacture and operational stability studies," J. Mater. Chem, vol. 19, pp. 5442-5451, Apr. 2009.
101. M. Kaltenbrunner et al, "An ultra-lightweight design for imperceptible plastic electronics," Nature, vol. 499, no. 7459, pp. 458-463, Jul. 2013.
102. R. A. Nawrocki, N. Matsuhisa, T. Yokota, and T. Someya, "300-nm imperceptible, ultraflexible, and biocompatible e-skin fit with tactile sensors and organic transistors," Adv. Electron. Mater, vol. 2, no. 4, 2016, doi: 10.1002/aelm.201500452.
103. M. Irimia-Vladu, E. D. Głowacki, G. Voss, S. Bauer, and N. S. Sariciftci, "Green and biodegradable electronics," Mater. Today, vol. 15, pp. 340-346, Jul./Aug. 2012.
104. R. M. Owens and G. G. Malliaras, "Organic electronics at the interface with biology," MRS Bull, vol. 35, no. 6, pp. 449-456, 2010.
105. G. G. Malliaras, "Organic bioelectronics: A new era for organic electronics," Biochimica Biophys. Acta-General Subjects, vol. 1830, pp. 4286-4287, Sep. 2013, doi: 10.1002/aelm.201500385.
106. F. Alibart et al, "An organic nanoparticle transistor behaving as a biological spiking synapse," Adv. Funct. Mater, vol. 20, no. 2, pp. 330-337, Jan. 2010.
107. V. Erokhin, G. D. Howard, and A. Adamatzky, "Organic memristor devices for logic elements with memory," Int. J. Bifurcation Chaos, vol. 22, no. 11, p. 1250283, 2012.
108. G. Dearnaley, D. V. Morgan, and A. M. Stoneham, "A model for filament growth and switching in amorphous oxide films," J. Non-Crystal. Solids, vol. 4, pp. 593-612, Apr. 1970.
109. L. Ma, Q. Xu, and Y. Yang, "Organic nonvolatile memory by controlling the dynamic copper-ion concentration within organic layer," Appl. Phys. Lett, vol. 84, no. 24, pp. 4908-4910, 2004.
110. P. W. M. Blom, C. Smit, J. E. M. Haverkort, and J. H. Wolter, "Carrier capture into a semiconductor quantum well," Phys. Rev. B, vol. 47, pp. 2072-2081, Jan. 1993.
111. D. I. Son, C. H. You, W. T. Kim, J. H. Jung, and T. W. Kim, "Electrical bistabilities and memory mechanisms of organic bistable devices based on colloidal ZnO quantum dot-polymethylmethacrylate polymer nanocomposites," Appl. Phys. Lett, vol. 94, no. 13, p. 132103, 2009.
112. H. Ha and O. Kim, "Electrode-material-dependent switching characteristics of organic nonvolatile memory devices based on poly(3, 4-ethylenedioxythiophene):poly(styrenesulfonate) film," IEEE Electron Device Lett, vol. 31, no. 4, pp. 368-370, Apr. 2010.
113. S. Müller, C. Perlov, W. Jackson, C. Taussig, and S. R. Forrest, "A polymer/semiconductor write-once read-many-times memory," Nature, vol. 426, no. 6963, pp. 166-169.
114. R. C. G. Naber, K. Asadi, P. W. M. Blom, D. M. de Leeuw, and B. de Boer, "Organic nonvolatile memory devices based on ferroelectricity," Adv. Mater, vol. 22, no. 9, pp. 933-945, 2010.
115. K. Asadi, M. Li, P. W. M. Blom, M. Kemerink, and D. M. de Leeuw, "Organic ferroelectric opto-electronic memories," Mater. Today, vol. 14, no. 12, pp. 592-599, 2011.
116. D. Khodagholy et al, "In vivo recordings of brain activity using organic transistors," Nature Commun, vol. 4, Mar. 2013, Art. no. 1575.
117. P. Gkoupidenis, N. Schaefer, B. Garlan, and G. G. Malliaras, "Neuromorphic functions in PEDOT:PSS organic electrochemical transistors," Adv. Mater, vol. 27, no. 44, pp. 7176-7180, 2015.
118. R. A. Nawrocki, R. M. Voyles, and S. E. Shaheen, "Neurons in polymer: Hardware neural units based on polymer memristive devices and polymer transistors," IEEE Trans. Electron Devices, vol. 61, no. 10, pp. 3513-3519, Oct. 2014.
119. R. A. Nawrocki et al, "An inverted, organic WORM device based on PEDOT:PSS with very low turn-on voltage," Organic Electron, vol. 15, no. 8, pp. 1791-1798, 2014.
120. Y. Yuan et al, "Ultra-high mobility transparent organic thin film transistors grown by an off-centre spin-coating method," Nature Commun, vol. 5, Jan. 2014, Art. no. 3005.
121. M. Uno, B.-S. Cha, Y. Kanaoka, and J. Takeya, "High-speed organic transistors with three-dimensional organic channels and organic rectifiers based on them operating above 20. MHz," Organic Electron, vol. 20, pp. 119-124, May 2015.
122. B. H. Lee et al, "Flexible organic transistors with controlled nanomorphology," Nano Lett, vol. 16, pp. 314-319, Jan. 2016.
123. S. Cho, K. Lee, and A. J. Heeger, "Extended lifetime of organic fieldeffect transistors encapsulated with titanium sub-oxide as an 'active' passivation/barrier layer," Adv. Mater, vol. 21, no. 19, pp. 1941-1944, 2009.
124. U. Zschieschang et al, "Flexible low-voltage organic transistors and circuits based on a high-mobility organic semiconductor with good air stability," Adv. Mater, vol. 22, no. 9, pp. 982-985, Mar. 2010.
125. H. Seong et al, "A low-voltage organic complementary inverter with high operation stability and flexibility using an ultrathin iCVD polymer dielectric and a hybrid encapsulation layer," Adv. Electron. Mater, vol. 2, no. 3, 2016.