Synaptic Weight States in a Locally Competitive Algorithm for Neuromorphic Memristive Hardware

IEEE Transactions on Nanotechnology

Volumn 14, Issue 6, 2015, Pages 945-953

  Woods, Walt ^a   Bürger, Jens ^a   Teuscher, Christof ^a  

^a Portland State University   (United States)

Author keywords

Image reconstruction; Memristors; Neuromorphics; Neurons; Training

Indexed keywords

ALGORITHMS; HARDWARE; IMAGE PROCESSING; IMAGE RECONSTRUCTION; MEMRISTORS; NEURONS; PASSIVE FILTERS; PERSONNEL TRAINING;

CLASSIFICATION PERFORMANCE; COMPETITIVE ALGORITHMS; NANOSCALE ARCHITECTURES; NEUROMORPHIC HARDWARES; NEUROMORPHICS; NON-LINEAR DISTRIBUTION; TRADITIONAL LEARNING; TRANSITION FUNCTIONS;

LEARNING ALGORITHMS;

EID: 84947733972     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2015.2449835     Document Type: Article

References (15)

1. D. Querlioz, W. Zhao, P. Dollfus, J. Klein, O. Bichler, and C. Gamrat, "Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches," in Proc. IEEE/ACM Int. Symp. Nanoscale Arch. Symp., Jul. 2012, pp. 203-210.
2. C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J. A. Pérez-Carrasco, T. Masquelier, T. Serrano-Gotarredona, and B. Linares-Barranco, "On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex," Front. Neurosci., vol. 5, no. 26, pp. 1-22, 2011.
3. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
4. S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu, "Stochastic memristive devices for computing and neuromorphic applications," Nanoscale, vol. 5, no. 13, pp. 5872-5878, 2013.
5. F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov, "High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnol., vol. 23, no. 7, p. 075201, 2012.
6. B. Rubin and S. Fusi, "Long memory lifetimes require complex synapses and limited sparseness," vol. 1, pp. 1-14, Nov. 2007.
7. C. J. Rozell, D. H. Johnson, R. G. Baraniuk, and B. A. Olshausen, "Sparse coding via thresholding and local competition in neural circuits," Neural Comput., vol. 20, no. 10, pp. 2526-2563, 2008.
8. W. Woods, J. Bürger, and C. Teuscher, "On the influence of synaptic weight states in a locally competitive algorithm for memristive hardware," in Proc. IEEE/ACM Int. Symp. Nanoscale Arch., Jul. 2014, pp. 19-24.
9. R. Berdan, T. Prodromakis, I. Salaoru, A. Khiat, and C. Toumazou, "Memristive devices as parameter setting elements in programmable gain amplifiers," Appl. Phys. Lett., vol. 101, no. 24, p. 243502, 2012.
10. P. Schultz, D. Paiton, S. Brumby, W. Lu, J. George, and G. Kenyon. (2014). Replicating kernels with a short stride allows sparse reconstructions with fewer independent kernels. [Online]. Available: http://arxiv.org/abs/1406.4205v1
11. Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, "Gradient-based learning applied to document recognition," Proc. IEEE, vol. 86, no. 11, pp. 2278-2324, Nov. 1998.
12. M. Driels and Y. Shin, Determining the Number of Iterations for Monte Carlo Simulations of Weapon Effectiveness. Monterey, CA, USA: Naval Postgraduate School, 2004.
13. T. Masquelier and S. J. Thorpe, "Unsupervised learning of visual features through spike timing dependent plasticity," PLoS Comput. Biol., vol. 3, no. 2, p. e31, 2007.
14. J. Zylberberg, J. T. Murphy, and M. R. DeWeese, "A sparse coding model with synaptically local plasticity and spiking neurons can account for the diverse shapes of v1 simple cell receptive fields," PLoS Comput. Biol., vol. 7, no. 10, p. e1002250, 2011.
15. J. K. Kim, P. Knag, T. Chen, and Z. Zhang, "Efficient hardware architecture for sparse coding," IEEE Trans. Signal Proc., vol. 62, no. 16, pp. 4173-4186, Aug. 2014.