Implementation of a spike-based perceptron learning rule using TiO2-x memristors

Frontiers in Neuroscience

Volumn 9, Issue OCT, 2015, Pages

  Mostafa, Hesham ^a   Khiat, Ali ^b   Serb, Alexander ^b   Mayr, Christian G ^a   Indiveri, Giacomo ^a   Prodromakis, Themis ^b  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

Learning; Memristors; Neuromorphic architectures; Perceptron; Silicon neurons; Synaptic plasticity

Indexed keywords

TITANIUM DIOXIDE;

AMPLITUDE MODULATION; ARTICLE; CONTROLLED STUDY; ELECTRICAL CONDUCTIVITY PARAMETERS; FIRING RATE; MEMRISTOR; NEGATIVE FEEDBACK; NERVE CELL MEMBRANE CONDUCTANCE; NERVE CELL PLASTICITY; NERVE ENDING; PERCEPTRON; POSTSYNAPTIC POTENTIAL; PRESYNAPTIC POTENTIAL; SPIKE WAVE;

EID: 84946574420     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2015.00357     Document Type: Article

References (42)

1. Abbott, L. F., and Regehr, W. G. (2004). Synaptic computation. Nature 431, 796-803. doi: 10.1038/nature03010
2. Benjamin, B. V., Gao, P., McQuinn, E., Choudhary, S., Chandrasekaran A. R., Bussat, J., et al. (2014). Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102, 699-716. doi: 10.1109/jproc.2014.2313565
3. Bi, G. Q., and Poo, M. M. (1998). Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 18, 10464-10472.
4. Binzegger, T., Douglas, R. J., and Martin, K. (2004). A quantitative map of the circuit of cat primary visual cortex. J. Neurosci. 24, 8441-8453. doi: 10.1523/JNEUROSCI.1400-04.2004
5. Brader, J. M., Senn, W., and Fusi, S. (2007). Learning real world stimuli in a neural network with spike-driven synaptic dynamics. Neural Comput. 19, 2881-2912. doi: 10.1162/neco.2007.19.11.2881
6. Chicca, E., Stefanini, F., Bartolozzi, C., and Indiveri, G. (2014). Neuromorphic electronic circuits for building autonomous cognitive systems. Proc. IEEE 102, 1367-1388. doi: 10.1109/JPROC.2014.2313954
7. Chua, L. (1971). Memristor-the missing circuit element. Circ. Theory IEEE Trans. 18, 507-519. doi: 10.1109/TCT.1971.1083337
8. Clopath, C., and Gerstner, W. (2010). Voltage and spike timing interact in stdp - a unified model. Front. Synaptic Neurosci. 2:25. doi: 10.3389/fnsyn.2010.00025
9. Delbruck, T., and Lichtsteiner, P. (2006). "Fully programmable bias current generator with 24 bit resolution per bias," in Circuits and Systems, 2006. ISCAS 2006. Proceedings 2006. IEEE International Symposium (island of Kos: IEEE), 4.
10. Du, N., Manjunath, N., Shuai, Y., Bürger, D., Skorupa, I., Schüffny, R., et al. (2014). Novel implementation of memristive systems for data encryption and obfuscation. J. Appl. Phys. 115, 124501. doi: 10.1063/1.4869262
11. FACETS. (2005-2009). Fast Analog omputing with Emergent Transient States in Neural Architectures (FACETS). FP6-2005-015879 EU Grant. Heidelberg.
12. Fusi, S., Annunziato, M., Badoni, D., Salamon, A., and Amit, D. (2000). Spike-driven synaptic plasticity: theory, simulation, VLSI implementation. Neural Comput. 12, 2227-2258. doi: 10.1162/089976600300014917
13. Graupner, M., and Brunel, N. (2012). Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, and dendritic location. Proc. Natl. Acad. Sci. U.S.A. 109, 3991-3996. doi: 10.1073/pnas.1109359109
14. Indiveri, G., Stefanini, F., and Chicca, E. (2010). "Spike-based learning with a generalized integrate and fire silicon neuron," in International Symposium on Circuits and Systems, (ISCAS), 2010 (Paris: IEEE), 1951-1954. Available online at: http://ncs.ethz.ch/pubs/pdf/Indiveri_etal10.pdf
15. Indiveri, G., Linares-Barranco, B., Hamilton, T. J., van Schaik, A., Etienne-Cummings, R., Delbruck, T., et al. (2011). Neuromorphic silicon neuron circuits. Front. Neurosci. 5:73. doi: 10.3389/fnins.2011.00073
16. Indiveri, G., Linares-Barranco, B., Legenstein, R., Deligeorgis, G., and Prodromakis, T. (2013). Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology 24:384010. doi: 10.1088/0957-4484/24/38/384010
17. Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. (2010). Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297-1301. doi: 10.1021/nl904092h
18. Lin, Z., and Wang, H. (2010). Efficient image encryption using a chaos-based pwl memristor. IETE Tech. Rev. 27, 318-325. doi: 10.4103/0256-4602.64605
19. Linn, E., Rosezin, R., Tappertzhofen, S., Böttger, U., and Waser, R. (2012). Beyond von neumann-logic operations in passive crossbar arrays alongside memory perations. Nanotechnology 23:305205. doi: 10.1088/0957-4484/23/30/305205
20. Lisman, J., and Spruston, N. (2010). Questions about stdp as a general model of synaptic plasticity. Front. Synaptic Neurosci. 2:140. doi: 10.3389/fnsyn.2010.00140
21. Maass, W., and Markram, H. (2002). Synapses as dynamic memory buffers. Neural Netw. 15, 155-161. doi: 10.1016/S0893-6080(01)00144-7
22. Mayr, C. G., and Partzsch, J. (2010). Rate and pulse based plasticity governed by local synaptic state variables. Front. Synaptic Neurosci. 2:28. doi: 10.3389/fnsyn.2010.00033
23. Mayr, C., Stärke, P., Partzsch, J., Cederstroem, L., Schüffny, R., Shuai, Y., et al. (2012). "Waveform driven plasticity in BiFeO3 memristive devices: model and implementation," in Advances in Neural Information Processing Systems 25 (Lake Tahoe, CA), 1700-1708.
24. Merolla, P. A., Arthur, J. V., Alvarez-Icaza, R., Cassidy, A. S., Sawada, J., Akopyan, F., et al. (2014). A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 668-673. doi: 10.1126/science.1254642
25. Mitra, S., Fusi, S., and Indiveri, G. (2009). Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. Biomed. Circ. Syst. IEEE Trans. 3, 32-42. doi: 10.1109/TBCAS.2008.2005781
26. Moreno, C., Munuera, C., Valencia, S., Kronast, F., Obradors, X., and Ocal, C. (2010). Reversible resistive switching and multilevel recording in La0.7Sr0.3MnO3 thin films for low cost nonvolatile memories. Nano Lett. 10, 3828-3835. doi: 10.1021/nl1008162
27. Navaridas, J., Furber, S., Garside, J., Jin, X., Khan, M., Lester, D., et al. (2013). Spinnaker: fault tolerance in a power-and area-constrained large-scale neuromimetic architecture. Parallel Comput. 39, 693-708. doi: 10.1016/j.parco.2013.09.001
28. Ning, Q., Mostafa, H., Corradi, F., Osswald, M., Stefanini, F., Sumislawska, D., et al. (2015). A re-configurable on-line learning spiking neuromorphic processor. Front. Neurosci. 9:141. doi: 10.3389/fnins.2015.00141
29. Noack, M., Partzsch, J., Mayr, C. G., Hänzsche, S., Scholze, S., Höppner, S., et al. (2015). Switched-capacitor realization of presynaptic short-term-plasticity and stop-learning synapses in 28 nm CMOS. Front. Neurosci. 9:10. doi: 10.3389/fnins.2015.00010
30. Pfister J. P., Toyoizumi, T., Barber, D., and Gerstner, W. (2006). Optimal spike-timing dependent plasticity for precise action potential firing in supervised learning. Neural Comput. 18, 1309-1339. doi: 10.1162/neco.2006.18.6.1318
31. Qiao, N., Mostafa, H., Corradi, F., Osswald, M., Stefanini, F., Sumislawska, D., et al. (2015). A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128k synapses. Front. Neurosci. 9:141. doi: 10.3389/fnins.2015.00141
32. Saighi, S., Mayr, C., Linares-Barranco, B., Serrano-Gotarredona, T., Schmidt, H., Lecerf, G., et al. (2015). Plasticity in memristive devices. Front. Neurosci. 9:51. doi: 10.3389/fnins.2015.00051
33. Schemmel, J., Brüderle, D., Meier, K., and Ostendorf, B. (2007). "Modeling synaptic plasticity within networks of highly accelerated I&F neurons," in International Symposium on Circuits and Systems, (ISCAS), 2007 (New Orleans, LA: IEEE), 3367-3370.
34. Schemmel, J., Grübl, A., Hartmann, S., Kononov, A., Mayr, C., Meier, K., et al. (2012). "Live demonstration: a scaled-down version of the BrainScaleS wafer-scale neuromorphic system," in IEEE International Symposium on Circuits and Systems ISCAS 2012 (Seoul), 702.
35. Senn, W., and Fusi, S. (2005). Learning only when necessary: better memories of correlated patterns in networks with bounded synapses. Neural Comput. 17, 2106-2138. doi: 10.1162/0899766054615644
36. Serb, A., Redman-White, W., Papavassiliou, C., Berdan, R., and Prodromakis, T. (2015). "Limitations and precision requirements for read-out of passive, linear, selectorless rram arrays," in Circuits and Systems (ISCAS), 2015 IEEE International Symposium (Lisbon: IEEE), 189-192.
37. Serrano-Gotarredona, T., Masquelier, T., Prodromakis, T., Indiveri, G., and Linares-Barranco, B. (2013). STDP and STDP variations with memristors for spiking neuromorphic learning systems. Front. Neurosci. 7:2. doi: 10.3389/fnins.2013.00002
38. Shuai, Y., Ou, X., Luo, W., Du, N., Wu, C., Zhang, W., et al. (2013). Nonvolatile multilevel resistive switching in Ar+ irradiated BiFeO3 thin films. IEEE Electron Device Lett. 34, 54-56. doi: 10.1109/LED.2012.2227666
39. Sjöström, P., Turrigiano, G., and Nelson, S. (2001). Rate, timing, and cooperativity jointly determine cortical synaptic plasticity. Neuron 32, 1149-1164. doi: 10.1016/S0896-6273(01)00542-6
40. Sjöström, P., Rancz, E., Roth, A., and Häusser, M. (2008). Dendritic excitability and synaptic plasticity. Physiol. Rev. 88, 769-840. doi: 10.1152/physrev.00016.2007
41. Strukov, D. B., Snider, G. S., Stewart, D. R., and Williams, R. S. (2008). The missing memristor found. Nature 453, 80-83. doi: 10.1038/nature06932
42. You, T., Shuai, Y., Luo, W., Du, N., Bürger, D., Skorupa, I., et al. (2014). Exploiting memristive BiFeO3 bilayer structures for compact sequential logics. Adv. Funct. Mater. 24, 3357-3365. doi: 10.1002/adfm.201303365