Rubik: Fast analytical power management for latency-critical systems

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 05-09-December-2015, Issue , 2015, Pages 598-610

  Kasture, Harshad ^a   Bartolini, Davide B ^a   Beckmann, Nathan ^a   Sanchez, Daniel ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

colocation; DVFS; interference; isolation; latency critical; power management; quality of service; tail latency

Indexed keywords

COMPUTER ARCHITECTURE; ENERGY MANAGEMENT; QUALITY OF SERVICE; WASTE UTILIZATION; WAVE INTERFERENCE; WORLD WIDE WEB;

COLOCATIONS; DVFS; ISOLATION; LATENCY-CRITICAL; TAIL LATENCY;

POWER MANAGEMENT;

EID: 84959897892     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2830772.2830797     Document Type: Conference Paper

References (60)

1. L. Barroso and U. Hölzle, "The case for energy-proportional computing, " IEEE Computer, 40 (12), 2007.
2. L. Barroso, J. Clidaras, and U. Hölzle, The datacenter as a computer, 2nd ed. Morgan&Claypool, 2013.
3. L. Barroso, J. Dean, and U. Holzle, "Web search for a planet: The Google cluster architecture, " IEEE Micro, 23 (2), 2003.
4. P. Billingsley, Probability and measure. Wiley, 2008.
5. E. Burton, G. Schrom, F. Paillet et al., "FIVR: Fully integrated voltage regulators on 4th generation Intel Core SoCs, " in APEC-29, 2014.
6. R. Cochran, C. Hankendi, A. Coskun et al., "Pack&Cap: Adaptive DVFS and thread packing under power caps, " in MICRO-44, 2011.
7. J. Dean and L. Barroso, "The tail at scale, " Comm. ACM, 56 (2), 2013.
8. C. Delimitrou and C. Kozyrakis, "Quasar: Resource-efficient and QoS-aware cluster management, " in ASPLOS-XIX, 2014.
9. Q. Deng, D. Meisner, A. Bhattacharjee et al., "CoScale: Coordinating CPU and memory system DVFS in server systems, " in MICRO-45, 2012.
10. S. Eyerman and L. Eeckhout, "A counter architecture for online DVFS profitability estimation, " IEEE Trans. on Computers, 59 (11), 2010.
11. S. Eyerman, L. Eeckhout, T. Karkhanis et al., "A performance counter architecture for computing accurate CPI components, " in ASPLOS-XII, 2006.
12. W. Godycki, C. Torng, I. Bukreyev et al., "Enabling realistic fine-grain voltage scaling with reconfigurable power distribution networks, " in MICRO-47, 2014.
13. C. Grinstead and J. Snell, Introduction to probability. American Mathematical Soc., 1998.
14. P. Hammarlund, A. Martinez, A. Bajwa et al., "Haswell: The fourth-generation intel core processor, " IEEE Micro, 34 (2), 2014.
15. A. Hilton, N. Eswaran, and A. Roth, "FIESTA: A samplebalanced multi-program workload methodology, " in MoBS, 2009.
16. C.-H. Hsu, Y. Zhang, M. Laurenzano et al., "Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting, " in HPCA-21, 2015.
17. M. Huang, J. Renau, S.-M. Yoo et al., "A framework for dynamic energy efficiency and temperature management, " in MICRO-33, 2000.
18. W. Huang, C. Lefurgy, W. Kuk et al., "Accurate fine-grained processor power proxies, " in MICRO-45, 2012.
19. Intel 64 and IA-32 architectures software developer's manual, Intel, 2014.
20. Intel Xeon processor E3-1200 v3 product family datasheet, Intel, 2014.
21. C. Isci, A. Buyuktosunoglu, C.-Y. Cher et al., "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget, " in MICRO-39, 2006.
22. M. Jeon, Y. He, S. Elnikety et al., "Adaptive parallelism for web search, " in EuroSys, 2013.
23. R. Johnson, I. Pandis, N. Hardavellas et al., "Shore-MT: A scalable storage manager for the multicore era, " in EDBT, 2009.
24. S. Kanev, K. Hazelwood, G.-Y. Wei et al., "Tradeoffs between power management and tail latency in warehouse-scale applications, " in IISWC, 2014.
25. H. Kasture and D. Sanchez, "Ubik: Efficient cache sharing with strict QoS for latency-critical workloads, " in ASPLOSXIX, 2014.
26. G. Keramidas, V. Spiliopoulos, and S. Kaxiras, "Intervalbased models for run-time DVFS orchestration in superscalar processors, " in CF, 2010.
27. W. Kim, M. S. Gupta, G.-Y. Wei et al., "System level analysis of fast, per-core DVFS using on-chip switching regulators, " in HPCA-14, 2008.
28. P. Koehn, H. Hoang, A. Birch et al., "Moses: Open source toolkit for statistical machine translation, " in ACL-45, 2007.
29. R. Kohavi, "A study of cross-validation and bootstrap for accuracy estimation and model selection, " in IJCAI, 1995.
30. K. Koukos, D. Black-Schaffer, V. Spiliopoulos et al., "Towards more efficient execution: A decoupled access-execute approach, " in ICS'13, 2013.
31. N. Kurd, S. Bhamidipati, C. Mozak et al., "Westmere: A family of 32nm IA processors, " in ISSCC, 2010.
32. J. Li and J. Martínez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors, " in HPCA-12, 2006.
33. D. Lo, L. Cheng, R. Govindaraju et al., "Towards energy proportionality for large-scale latency-critical workloads, " in ISCA-41, 2014.
34. D. Lo and C. Kozyrakis, "Dynamic management of Turbo-Mode in modern multi-core chips, " in HPCA-20, 2014.
35. J. Lorch and A. Smith, "Improving dynamic voltage scaling algorithms with PACE, " SIGMETRICS PER, 29 (1), 2001.
36. Y. Mao, E. Kohler, and R. Morris, "Cache craftiness for fast multicore key-value storage, " in EuroSys, 2012.
37. J. Mars, L. Tang, R. Hundt et al., "Bubble-Up: Increasing utilization in modern warehouse scale computers via sensible co-locations, " in MICRO-44, 2011.
38. D. Meisner, B. Gold, and T. Wenisch, "The PowerNap server architecture, " in ASPLOS-XIV, 2009.
39. D. Meisner, C. Sadler, L. Barroso et al., "Power management of online data-intensive services, " in ISCA-38, 2011.
40. D. Meisner and T. Wenisch, "Stochastic queuing simulation for data center workloads, " EXERT, 2010.
41. D. Meisner and T. Wenisch, "DreamWeaver: Architectural support for deep sleep, " in ASPLOS-XVII, 2012.
42. R. Miftakhutdinov, E. Ebrahimi, and Y. Patt, "Predicting performance impact of DVFS for realistic memory systems, " in MICRO-45, 2012.
43. S. Muralidhara, L. Subramanian, O. Mutlu et al., "Reducing memory interference in multicore systems via applicationaware memory channel partitioning, " in MICRO-44, 2011.
44. N. Pinckney, M. Fojtik, B. Giridhar et al., "Shortstop: An on-chip fast supply boosting technique, " in VLSI, 2013.
45. V. Reddi, B. Lee, T. Chilimbi et al., "Web search using mobile cores: quantifying and mitigating the price of efficiency, " in ISCA-37, 2010.
46. E. Rotem, A. Naveh, A. Ananthakrishnan et al., "Powermanagement architecture of the Intel microarchitecture codenamed Sandy Bridge, " IEEE Micro, 32 (2), 2012.
47. B. Rountree, D. Lowenthal, M. Schulz et al., "Practical performance prediction under dynamic voltage frequency scaling, " in IGCC, 2011.
48. D. Sanchez and C. Kozyrakis, "The ZCache: Decoupling ways and associativity, " in MICRO-43, 2010.
49. D. Sanchez and C. Kozyrakis, "Vantage: Scalable and efficient fine-grain cache partitioning, " in ISCA-38, 2011.
50. D. Sanchez and C. Kozyrakis, "ZSim: Fast and accurate microarchitectural simulation of thousand-core systems, " in ISCA-40, 2013.
51. H. Sasaki, S. Imamura, and K. Inoue, "Coordinated powerperformance optimization in manycores, " in PACT-22, 2013.
52. E. Schurman and J. Brutlag, "The user and business impact of server delays, additional bytes, and HTTP chunking in web search, " in Velocity, 2009.
53. B. Sinharoy, R. Kalla, W. Starke et al., "IBM POWER7 multicore server processor, " IBM J. Res. Dev., 55 (3), 2011.
54. V. Spiliopoulos, A. Sembrant, and S. Kaxiras, "Power-sleuth: A tool for investigating your program's power behavior, " in MASCOTS-20, 2012.
55. J. Teo, J. P. How, and E. Lavretsky, "Proportional-integral controllers for minimum-phase nonaffine-in-control systems, " IEEE Trans. Autom. Control, 55 (6), 2010.
56. A. Vulimiri, P. B. Godfrey, R. Mittal et al., "Low latency via redundancy, " in CoNEXT, 2013.
57. D. Wong and M. Annavaram, "KnightShift: Scaling the energy proportionality wall through server-level heterogeneity, " in MICRO-45, 2012.
58. R. Xu, C. Xi, R. Melhem et al., "Practical PACE for embedded systems, " in EMSOFT, 2004.
59. H. Yang, A. Breslow, J. Mars et al., "Bubble-Flux: Precise online QoS management for increased utilization in warehouse scale computers, " in ISCA-40, 2013.
60. W. Yuan and K. Nahrstedt, "Energy-efficient soft real-time CPU scheduling for mobile multimedia systems, " in SOSP-19, 2003.