Practical performance prediction under dynamic Voltage frequency scaling

2011 International Green Computing Conference and Workshops, IGCC 2011

Volumn , Issue , 2011, Pages

  Rountree, Barry ^a   Lowenthal, David K ^b   Schulz, Martin ^a   De Supinski, Bronis R ^a  

^a LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

^b University of Arizona   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL MODELS; DYNAMIC VOLTAGE FREQUENCY SCALING; INTERVAL ANALYSIS; INTERVAL ANALYSIS MODEL; LINEAR REGRESSION MODELS; NAS PARALLEL BENCHMARKS; OPEN PROBLEMS; PERFORMANCE COUNTERS; PERFORMANCE PREDICTION; RUNTIMES; STANDARD DEVIATION;

REGRESSION ANALYSIS;

FORECASTING;

EID: 80053204011     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IGCC.2011.6008553     Document Type: Conference Paper

References (38)

1. B. Rountree, D. K. Lowenthal, B. de Supinski, M. Schulz, and V. W. Freeh, "Adagio: Making DVS Practial for Complex HPC Applications," in International Conference on Supercompuing (ICS), Yorktown Heights, New York, Jun. 2009.
2. H. Hanson, S. W. Keckler, S. Ghiasi, K. Rajamani, F. Rawson, and J. Rubio, "Thermal Response to DVFS: Analysis with an Intel Pentium M," in International Symposium on Low Power Electronics and Design (ISLPED), Portland, OR, 2007.
3. J. S. Lee, K. Skadron, and S. W. Chung, "Predictive Temperature-Aware DVFS," IEEE Transactions on Computers (ToC), vol. 59, no. 1, pp. 127-133, 2010.
4. M. Basoglu, M. Orshansky, and M. Erez, "NBTI-aware DVFS: A New Approach to Saving Energy and Increasing Processor Lifetime," in International Symposium on Low Power Electronics and Design (ISLPED), Austin, TX, 2010.
5. B. Rountree, "Theory and practice of dynamic voltage/frequency scaling in the high-performance computing environment," Ph.D. dissertation, University of Arizona, 2010.
6. S. Eyerman and L. Eeckhout, "A Counter Architecture for Online DVFS Profitability Estimation," IEEE Transactions on Computers (ToC), 2010, preprint.
7. G. Keramidas, V. Spiliopoulos, and S. Kaxiras, "Interval-Based Models for Run-Time DVFS Orchestration in Superscalar Processors," in Proceedings of the 2010 International Conference on Computing Frontiers (CF), Bertinoro, Italy, 2010.
8. Exascale Initiative Steering Committee, "A decadal DOE plan for providing exascale applications and technologies for DOE mission needs," 2010.
9. Standard Performance Evaluation Corp., SpecCPU 2006. http://www.spec.org, 2006.
10. NASA Advanced Supercomputing Division, NAS Parallel Benchmark Suite. http://www.nas.nasa.gov/Resources/Software/npb.html, 2006, version 3.3.
11. R. Ge, X. Feng, W. Feng, and K. W. Cameron, "CPU Miser: A performance-Directed, Run-Time System for Power-aware Clusters," in Proceedings of the 2007 International Conference on Parallel Processing (ICPP), Xi'An, China, 2007.
12. C.-H. Hsu, W.-C. Feng, and J. S. Archuleta, "Towards Efficient Supercomputing: A Quest for the Right Metric," in High-Performance Power-Aware Computing (HPPAC), Denver, Colorado, 2005.
13. N. Kappiah, V. W. Freeh, D. K. Lowenthal, and F. Pan, "Exploiting Slack Time in Power-Aware, High-Performance Programs," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Seattle, Washington, Nov. 2005.
14. C.-H. Hsu and W.-C. Feng, "A Power-Aware Run-Time System for High-Performance Computing," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Seattle, Washington, Nov. 2005.
15. M. Curtis-Maury, J. Dzierwa, C. D. Antonopoulos, and D. S. Nikolopoulos, "Online Power-Performance Adaptation of Multithreaded Programs using Hardware Event-Based Prediction," in International Conference on Supercomputing (ICS), Queensland, Australia, Jun. 2006.
16. S.-J. Lee, H.-K. Lee, and P.-C. Yew, "Runtime Performance Projection Model for Dynamic Power Management," in 12th Asia-Pacific Conference on Advances in Computer Systems Architecture (ACSAC), Seoul, Korea, Aug. 2007.
17. V. W. Freeh, D. K. Lowenthal, F. Pan, N. Kappiah, and R. Springer., "Exploring the Energy-Time Tradeoff in MPI Programs on a Power-Scalable Cluster," in 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver, Colorado, Apr. 2005.
18. D. C. Snowdon, G. van der Linden, S. M. Petters, and G. Heiser, "Accurate Run-Time Prediction of Performance Degradation Under Frequency Scaling," in Operating System Platforms for Embedded Real-Time Applications (OSPERTA), 2007.
19. Intel, Intel 64 and IA-32 Architectures Optimization Reference Guide. Intel Corporation, Nov 2007, no. 248966-016.
20. R. Ge and K. W. Cameron, "Power-Aware Speedup," in 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS), Long Beach, California, Mar. 2007.
21. M. T. Yourst, "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectrual Simulator," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), San Jose, CA, 2007.
22. M. Curtis-Maury, A. Shah, F. Blagojevic, D. S. Nikolopoulos, B. R. de Supinski, and M. Schulz, "Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores," in International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, Canada, Oct. 2008.
23. G. Dhiman, T. Rosing, V. Kontorinis, E. Saxe, D. Tullsen, and J. Chew, "Dynamic Workload Characterization for Power Efficient Scheduling on CMP Systems," in International Symposium on Low Power Electronics and Design (ISLPED), Austin, TX, USA, 2010.
24. M. Moeng and R. Melhem, "Applying Statistical Machine Learning to Multicore Voltage and Frequency Scaling," in Proceedings of the 2010 International Conference on Computing Frontiers (CF), Bertinoro, Italy, 2010.
25. K. Choi, R. Soma, and M. Pedram, "Dynamic Voltage and Frequency Scaling Based on Workload Decomposition," in International Symposium on Low Power Electronics and Design (ISLPED), Newport Beach, CA, USA, 2004.
26. M. Curtis-Maury, F. Blagojevic, C. D. Antonopoluos, and D. S. Nikolopoulos, "Prediction-Based Power-Performance Adaptation of Multithreaded Scientific Codes," IEEE Transactions on Parallel and Distributed Systems, vol. 19, no. 10, pp. 1396-1410, 2008.
27. A. Weissel and F. Bellosa, "Process Cruise Control: Event-Driven Clock Scaling for Dynamic Power Management," in International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Grenoble, France, 2002.
28. G. Dhiman and T. S. Rosing, "Dynamic Voltage Frequency Scaling for Multi-Tasking Systems Using Online Learning," in International Symposium on Low Power Electronics and Design (ISLPED), Portland, Oregon, Aug. 2007.
29. D. Sasikala, M. E. Ravichandran, and C. S. Ravichandran, "Processor Performance Enhancement Using Self-Adaptive Clock Frequency," International Journal of Computer Applications (IJCA), vol. 3, no. 11, pp. 19-26, 2010.
30. S. Huang and W. Feng, "Energy-Efficient Cluster Computing via Accurate Workload Characterization," in Proceedings of the 9th International Symposium on Cluster Computing and the Grid (CCGRID), Shanghai, China, 2009.
31. D. C. Snowdon, E. L. Sueur, S. M. Petters, and G. Heiser, "Koala: A Platform for OS-Level Power Management," in Proceedings of the 4th Eurosys Conference, Nuremberg, Germany, 2009.
32. V. Bui, L. C. McInnes, B. Norris, L. Li, K. Huck, O. Hernandez, and B. Chapman, "A Component Infrastructure for Performance and Power Modeling of Parallel Scientific Applications," in Proceedings of the 2008 CompFrame/HPC-GECO workshop on Component-based High Performance Computing (CBHPC), Karlsruhe, Germany, 2008.
33. D. C. Snowdon, S. M. Petters, and G. Heiser, "Accurate On-line Prediction of Processor and Memory Energy Usage Under Voltage Scaling," in Conference on Embedded Software (EMSOFT), Salzburg, Austria, Sep. 2007, pp. 84-93. (Pubitemid 351203887)
34. A. Gara, M. Blumrich, D. Chen, G. L.-T. Chiu, P. Coteus, M. E. Giampapa, R. Haring, P. Heidelberger, D. Hoenicke, G. Kopcsay, T. Liebsch, M. Ohmacht, B. Steinmacher-Burow, T. Takken, and P. Vranas, "Overview of the Blue Gene/L System Architecture," IBM Journal of Research and Development, vol. 49, no. 2-3, pp. 195-212, 2005. (Pubitemid 40718128)
35. K. J. Barker, K. Davis, A. Hoisie, D. J. Kerbyson, M. Lang, S. Pakin, and J. C. Sancho, "Entering the Petaflop Era: The Architecture and Performance of Roadrunner," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Austin, Texas., Nov. 2008.
36. R. Springer, D. K. Lowenthal, B. Rountree, and V. W. Freeh, "Minimizing Execution Time in MPI Programs on an Energy-Constrained, Power-Scalable Cluster," in Principles and Practice of Parallel Programming (PPoPP), New York City, New York, Mar. 2006.
37. V. W. Freeh, N. Kappiah, D. K. Lowenthal, and T. K. Bletsch, Just-In-Time Dynamic Voltage Scaling: Exploiting Inter-Node Slack to Save Energy in MPI Programs," Journal of Parallel and Distributed Computing, vol. 68, no. 9, pp. 1175-1185, 2008.
38. B. Rountree, D. K. Lowenthal, S. H. Funk, V. W. Freeh, B. R. de Supinski, and M. Schulz, "Bounding Energy Consumption in Large-Scale MPI Programs," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Reno, Nevada, Nov. 2007.