Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 271-282

  Hsu, Chang Hong ^a   Zhang, Yunqi ^a   Laurenzano, Michael A ^a   Meisner, David ^b   Wenisch, Thomas ^a   Mars, Jason ^a   Tang, Lingjia ^a   Dreslinski, Ronald G ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b FACEBOOK   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; INFORMATION RETRIEVAL; QUALITY OF SERVICE; WEBSITES;

COARSE GRAINS; COARSE-GRAINED; DESIGN INDICATORS; ENERGY REDUCTION; IMPROVING PERFORMANCE; QUERY LATENCY; TAIL DISTRIBUTION; VOLTAGE BOOSTING;

COMPUTER ARCHITECTURE;

EID: 84934342650     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056039     Document Type: Conference Paper

References (43)

1. J. Dean and L. A. Barroso, "The Tail at Scale," Commun. ACM, vol. 56, pp. 74-80, Feb. 2013.
2. L. A. Barroso, J. Dean, and U. Hölzle, "Web Search for a Planet: The Google Cluster Architecture," IEEE Micro, vol. 23, pp. 22-28, Mar. 2003.
3. L. Emurian, A. Raghavan, L. Shao, J. M. Rosen, M. Papaefthymiou, K. Pipe, T. F. Wenisch, and M. Martin, "Pitfalls of Accurately Benchmarking Thermally Adaptive Chips," Power (W), vol. 5, p. 10.
4. D. Lo, L. Cheng, R. Govindaraju, L. A. Barroso, and C. Kozyrakis, "Towards energy proportionality for large-scale latency-critical workloads," in Proceeding of the 41st annual international symposium on Computer architecuture, pp. 301-312, IEEE Press, 2014.
5. K. Lim, D. Meisner, A. G. Saidi, P. Ranganathan, and T. F. Wenisch, "Thin Servers with Smart Pipes: Designing SoC Accelerators for Memcached," in Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, (New York, NY, USA), pp. 36-47, ACM, 2013.
6. W. Kim, M. Gupta, et al., "System level analysis of fast, per-core DVFS using on-chip switching regulators," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pp. 123-134, February 2008.
7. W. Kim, D. Brooks, et al., "A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pp. 268-270, feb. 2011.
8. N. Pinckney, M. Fojtik, B. Giridhar, D. Sylvester, and D. Blaauw, "Shortstop: An on-chip fast supply boosting technique," in VLSI Circuits (VLSIC), 2013 Symposium on, pp. C290-C291, IEEE, 2013.
9. T. N. Miller, X. Pan, R. Thomas, N. Sedaghati, and R. Teodorescu, "Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips," in High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on, pp. 1-12, IEEE, 2012.
10. W. Godycki, C. Torng, I. Bukreyev, A. Apsel, and C. Batten, "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), MICRO-47, (New York, NY, USA), ACM, 2014.
11. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware," in Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVII, (New York, NY, USA), pp. 37-48, ACM, 2012.
12. I. Corporation, "Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors. " White paper, Intel Corporation, November 2008.
13. G. Wang, D. Anand, et al., "Scaling deep trench based eDRAM on SOI to 32nm and Beyond," in Electron Devices Meeting (IEDM), 2009 IEEE International, pp. 1-4, dec. 2009.
14. A. Gordon, N. Amit, N. Har'El, M. Ben-Yehuda, A. Landau, A. Schuster, and D. Tsafrir, "It's Time for Low Latency," in ACM SIGARCH Computer Architecture News, vol. 40, pp. 411-422, 2012.
15. D. Meisner, J. Wu, and T. F. Wenisch, "BigHouse: A Simulation Infrastructure for Data Center Systems," in Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, ISPASS '12, (Washington, DC, USA), pp. 35-45, IEEE Computer Society, 2012.
16. B. Atikoglu, Y. Xu, E. Frachtenberg, S. Jiang, and M. Paleczny, "Workload Analysis of a Large-scale Key-value Store," in Proceedings of the 12th ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, SIGMETRICS '12, (New York, NY, USA), pp. 53-64, ACM, 2012.
17. D. Meisner, C. M. Sadler, L. A. Barroso, W.-D. Weber, and T. F. Wenisch, "Power Management of Online Data-intensive Services," in Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA '11, (New York, NY, USA), pp. 319-330, ACM, 2011.
18. D. Meisner, B. T. Gold, and T. F. Wenisch, "PowerNap: eliminating server idle power," ACM SIGARCH Computer Architecture News, vol. 37, no. 1, pp. 205-216, 2009.
19. R. Nishtala, H. Fugal, S. Grimm, M. Kwiatkowski, H. Lee, H. C. Li, R. McElroy, M. Paleczny, D. Peek, P. Saab, D. Stafford, T. Tung, and V. Venkataramani, "Scaling Memcache at Facebook," in Proceedings of the 10th USENIX Conference on Networked Systems Design and Implementation, nsdi'13, (Berkeley, CA, USA), pp. 385-398, USENIX Association, 2013.
20. K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 24, no. 1, pp. 18-28, 2005.
21. Q. Wu, M. Martonosi, D. W. Clark, V. J. Reddi, D. Connors, Y. Wu, J. Lee, and D. Brooks, "A dynamic compilation framework for controlling microprocessor energy and performance," in Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, pp. 271-282, IEEE Computer Society, 2005.
22. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Proceedings of the 39th annual IEEE/ACM international symposium on microarchitecture, pp. 347-358, IEEE Computer Society, 2006.
23. S. Kaxiras and M. Martonosi, "Computer architecture techniques for power-efficiency," Synthesis Lectures on Computer Architecture, vol. 3, no. 1, pp. 1-207, 2008.
24. J. Lee and N. S. Kim, "Optimizing throughput of power-and thermalconstrained multicore processors using DVFS and per-core powergating," in Design Automation Conference, 2009. DAC'09. 46th ACM/IEEE, pp. 47-50, IEEE, 2009.
25. T. Kolpe, A. Zhai, and S. S. Sapatnekar, "Enabling improved power management in multicore processors through clustered DVFS," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, pp. 1-6, IEEE, 2011.
26. D. Lo and C. Kozyrakis, "Dynamic management of TurboMode in modern multi-core chips," in 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014, pp. 603-613, 2014.
27. Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini, "CoScale: Coordinating CPU and Memory System DVFS in Server Systems," in Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-45, (Washington, DC, USA), pp. 143-154, IEEE Computer Society, 2012.
28. H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu, "Memory Power Management via Dynamic Voltage/Frequency Scaling," in Proceedings of the 8th ACM International Conference on Autonomic Computing, ICAC '11, (New York, NY, USA), pp. 31-40, ACM, 2011.
29. Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini, "MemScale: Active Low-power Modes for Main Memory," in Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVI, (New York, NY, USA), pp. 225-238, ACM, 2011.
30. Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini, "MultiScale: Memory System DVFS with Multiple Memory Controllers," in Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED '12, (New York, NY, USA), pp. 297-302, ACM, 2012.
31. R. Raghavendra, P. Ranganathan, V. Talwar, Z. Wang, and X. Zhu, "No "Power" Struggles: Coordinated Multi-level Power Management for the Data Center," SIGARCH Comput. Archit. News, vol. 36, pp. 48-59, Mar. 2008.
32. J. Leverich, M. Monchiero, V. Talwar, P. Ranganathan, and C. Kozyrakis, "Power management of datacenter workloads using percore power gating," Computer Architecture Letters, vol. 8, no. 2, pp. 48-51, 2009.
33. M. A. Laurenzano, Y. Zhang, L. Tang, and J. Mars, "Protean Code: Achieving Near-Free Online Code Transformations forWarehouse Scale Computers," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), MICRO-47, (New York, NY, USA), ACM, 2014.
34. Y. Zhang, M. A. Laurenzano, J. Mars, and L. Tang, "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), MICRO-47, (New York, NY, USA), ACM, 2014.
35. H. Yang, A. Breslow, J. Mars, and L. Tang, "Bubble-flux: Precise Online QoS Management for Increased Utilization in Warehouse Scale Computers," in Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), ISCA '13, (New York, NY, USA), pp. 607-618, ACM, 2013. Acceptance Rate: 19
36. L. Tang, J. Mars, W. Wang, T. Dey, and M. L. Soffa, "ReQoS: Reactive Static/Dynamic Compilation for QoS in Warehouse Scale Computers," in Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), ASPLOS '13, (New York, NY, USA), pp. 89-100, ACM, 2013. Acceptance Rate: 23
37. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa, "Bubble-Up: Increasing Utilization in Modern Warehouse Scale Computers via Sensible Co-locations," in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), MICRO-44, (New York, NY, USA), pp. 248-259, ACM, 2011. Acceptance Rate: 21
38. L. Tang, J. Mars, and M. L. Soffa, "Compiling for Niceness: Mitigating Contention for QoS in Warehouse Scale Computers," in Proceedings of the Tenth International Symposium on Code Generation and Optimization (CGO), CGO '12, (New York, NY, USA), pp. 1-12, ACM, 2012. Acceptance Rate: 28
39. J. Mars and L. Tang, "Whare-map: Heterogeneity in "homogeneous" warehouse-scale computers," in Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), ISCA '13, (New York, NY, USA), pp. 619-630, ACM, 2013.
40. C. Delimitrou and C. Kozyrakis, "Paragon: QoS-Aware Scheduling for Heterogeneous Datacenters," in Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2013.
41. D. Zats, T. Das, P. Mohan, D. Borthakur, and R. Katz, "DeTail: reducing the flow completion time tail in datacenter networks," ACM SIGCOMM Computer Communication Review, vol. 42, no. 4, pp. 139-150, 2012.
42. G. Zellweger, S. Gerber, K. Kourtis, and T. Roscoe, "Decoupling Cores, Kernels, and Operating Systems," in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14), (Broomfield, CO), pp. 17-31, USENIX Association, Oct. 2014.
43. A. Belay, G. Prekas, A. Klimovic, S. Grossman, C. Kozyrakis, and E. Bugnion, "IX: A Protected Dataplane Operating System for High Throughput and Low Latency," in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14), (Broomfield, CO), pp. 49-65, USENIX Association, Oct. 2014.