Accurate fine-grained processor power proxies

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 224-234

  Huang, Wei ^a   Lefurgy, Charles ^b   Kuk, William ^c,d   Buyuktosunoglu, Alper ^b   Floyd, Michael ^d   Rajamani, Karthick ^b   Allen Ware, Malcolm ^b   Brock, Bishop ^d  

^a AMD ^*  (United States)

^b IBM RESEARCH   (United States)

^c PURDUE UNIVERSITY   (United States)

^d IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOUD COMPUTING SERVICES; CLOUD ENVIRONMENTS; COMPUTER POWER MANAGEMENT; MEAN UNSIGNED ERRORS; MEASUREMENT AND CONTROL; MULTI-CORE PROCESSOR; POWER MANAGEMENT TECHNIQUES; SAMPLE APPLICATIONS;

COMPUTER ARCHITECTURE; CORE LEVELS; ENERGY UTILIZATION; FIRMWARE; MICROPROCESSOR CHIPS;

PROGRAM PROCESSORS;

EID: 84875680141     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.29     Document Type: Conference Paper

References (20)

1. F. Bellosa, "The benefits of event-driven energy accounting in powersensitive systems," in Proceedings of the 9th Workshop on ACM SIGOPS European Workshop, 2000.
2. G. Contreras and M. Martonosi, "Power prediction for intel XScale processors using performance monitoring unit events," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2005.
3. T. Do, S. Rawshdeh, and W. Shi, "pTop: A process-level power profiling tool," in Proceedings of the Workshop on Power Aware Computing and Systems, HotPower, 2009.
4. M. Floyd et al., "Introducing the adaptive energy management features of the POWER7 chip," Micro, IEEE, vol. 31, no. 2, pp. 60-75, March/April 2011.
5. M. Floyd et al., "Adaptive energy-management features of the IBM POWER7 chip," IBM Journal of Research and Development, vol. 55, no. 3, pp. 8:1-8:18, May/June 2011.
6. B. Goel et al., "Portable, scalable, per-core power estimation for intelligent resource management," in Proceedings of International Green Computing Conference (IGCC), 2010.
7. Intel Corporation, Intel Server Board S1200BT, February 2012.
8. H. Jacobson et al., "Abstraction and microarchitecture scaling in earlystage power modeling," in Proceedings of International Symposium on High Performance Computer Architecture (HPCA), 2011.
9. R. Jotwani et al., "An x86-64 core implemented in 32nm SOI CMOS," in Proceedings of International Solid-State Circuits Conference( ISSCC), 2010.
10. A. Kansal et al., "Virtual machine power metering and provisioning," in Proceedings of the ACM Symposium on Cloud Computing (SOCC), 2010.
11. C. Lefurgy, X. Wang, and M. Ware, "Power capping: A prelude to power shifting," Cluster Computing, vol. 11, no. 2, pp. 183-195, June 2008.
12. C. R. Lefurgy et al., "Active management of timing guardband to save energy in POWER7," in Proceedings of International Symposium on Microarchitecture (MICRO), 2011.
13. J. McCalpin, "The STREAM2 Home Page," http://www.cs.virginia. edu/stream/stream2.
14. L.W. McVoy and C. Staelin, "lmbench: Portable tools for performance analysis," in Proceedings of the USENIX Annual Technical Conference (USENIX), 1996.
15. M. Powell et al., "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters," in Proceedings of International Symposium on High Performance Computer Architecture (HPCA), 2009.
16. B. Stackhouse et al., "A 65 nm 2-billion transistor quad-core Itanium processor," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 18-31, January 2009.
17. "SPEC CPU2006," http://www.spec.org/cpu2006.
18. "SPECpower-ssj2008," http://www.spec.org/power-ssj2008.
19. J. Stoess, C. Lang, and F. Bellosa, "Energy management for hypervisorbased virtual machines," in Proceedings of the USENIX Annual Technical Conference (USENIX), 2007.
20. M. Ware et al., "Architecting for power management: The IBM POWER7 approach," in Proceedings of International Symposium on High Performance Computer Architecture (HPCA), 2010.