Towards more efficient execution: A decoupled access-execute approach

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2013, Pages 253-262

  Koukos, Konstantinos ^a   Black Schaffer, David ^a   Spiliopoulos, Vasileios ^a   Kaxiras, Stefanos ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

decoupled execution; dvfs; energy; performance; task based execution

Indexed keywords

DECOUPLED EXECUTION; DVFS; ENERGY; PERFORMANCE; TASK-BASED;

ENERGY EFFICIENCY; INTELLIGENT CONTROL; OPTIMIZATION;

HARDWARE;

EID: 84879815965     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2464996.2465012     Document Type: Conference Paper

References (18)

1. Cigar - case injected genetic algortihm. http://ecsl.cse.unr.edu/.
2. R. Dennard, F. Gaensslen, V. Rideout, E. Bassous, and A. LeBlanc. Design of ion-implanted mosfet's with very small physical dimensions. Solid-State Circuits, IEEE Journal of, 9(5):256-268, oct 1974.
3. M. Dongili. cpufreq utilities. http://www.kernel.org/pub/linux/utils/ kernel/cpufreq/.
4. J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 34(4):1-17, Sept. 2006.
5. J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 34(4):1-17, Sept. 2006.
6. K. Ibrahim, G. Byrd, and E. Rotenberg. Slipstream execution mode for cmp-based multiprocessors. In High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on, pages 179-190, 2003.
7. Intel. Intel ® 64 and ia-32 architectures optimization reference manual, pp.366-369, 2012.
8. ITRS. Design 2011 edition, 2011.
9. M. Kamruzzaman, S. Swanson, and D. M. Tullsen. Inter-core prefetching for multicore processors using migrating helper threads. In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, ASPLOS '11, pages 393-404, New York, NY, USA, 2011. ACM.
10. G. Keramidas, V. Spiliopoulos, and S. Kaxiras. Interval-based models for run-time dvfs orchestration in superscalar processors. In Proceedings of the 7th ACM international conference on Computing frontiers, CF '10, pages 287-296, New York, NY, USA, 2010. ACM.
11. W. Kim, D. Brooks, and G.-Y. Wei. A fully-integrated 3-level dc-dc converter for nanosecond-scale dvfs. Solid-State Circuits, IEEE Journal of, 47(1):206-219, jan. 2012.
12. W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core dvfs using on-chip switching regulators. In High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pages 123-134, feb. 2008.
13. P. J. Mucci, S. Browne, C. Deane, and G. Ho. Papi: A portable interface to hardware performance counters. In In Proceedings of the Department of Defense HPCMP Users Group Conference, pages 7-10, 1999.
14. NASA. Nas parallel benchmarks, 1999. http://www.nas.nasa.gov/ publications/npb.html.
15. J. E. Smith. Decoupled access/execute computer architectures. SIGARCH Comput. Archit. News, 10(3):112-119, Apr. 1982.
16. V. Spiliopoulos, S. Kaxiras, and G. Keramidas. Green governors: A framework for continuously adaptive dvfs. In Proceedings of the 2011 International Green Computing Conference and Workshops, IGCC '11, pages 1-8, Washington, DC, USA, 2011. IEEE Computer Society.
17. V. Spiliopoulos, A. Sembrant, and S. Kaxiras. Power-sleuth: A tool for investigating your program's power behavior. In Modeling, Analysis Simulation of Computer and Telecommunication Systems (MASCOTS), 2012 IEEE 20th International Symposium on, pages 241-250, aug. 2012.
18. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: characterization and methodological considerations. In ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, pages 24-36, New York, NY, USA, 1995. ACM.