Power-sleuth: A tool for investigating your program's power behavior

Proceedings of the 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS 2012

Volumn , Issue , 2012, Pages 241-250

  Spiliopoulos, Vasileios ^a   Sembrant, Andreas ^a   Kaxiras, Stefanos ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

DVFS; Power estimation; Power profiling

Indexed keywords

AVERAGE ERRORS; DIFFERENT FREQUENCY; DVFS; MODERN PROCESSORS; PERFORMANCE ESTIMATION; PHASE DETECTION TECHNIQUE; POWER ESTIMATIONS; POWER PROFILING; POWER SAVINGS; POWER-SAVING; REAL POWER; SOFTWARE DEVELOPER;

ENERGY UTILIZATION; FREQUENCY ESTIMATION; TELECOMMUNICATION SYSTEMS;

COMPUTER SIMULATION;

EID: 84868235994     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOTS.2012.36     Document Type: Conference Paper

References (29)

1. Roguewave threadspotter. URL http://www.roguewave.com/products/ threadspotter.aspx.
2. Intel vtune. URL http://www.intel.com/software/products/vtune/.
3. G. Conrteras and M. Martonosi. Power prediction for intel xscale processors using performance monitoring unit events. In Int. Symposium on Low Power Electronics and Design, 2005.
4. A. S. Dhodapkar and J. E. Smith. Comparing program phase detection techniques. In Int. Symposium on Microarchitecture, 2003.
5. ZXCT1009: High-side Current Monitor. Diodes Incorporated, document number: ds33441 rev. 12-2 edition, April 2011.
6. R. O. Duda, P. E. Hart, and D. G. Stork. Pattern Classification, chapter 10.11. On-line Clustering, pages 559-565. Wiley-Interscience, 2 edition, 2001. ISBN 0-471-05669-3.
7. S. Eyerman and L. Eeckhout. A counter architecture for online dvfs profitability estimation. Computers, IEEE Transactions on, 2010.
8. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A mechanistic performance model for superscalar out-of-order processors. ACM Trans. Comput. Syst., 2009.
9. R. Ge, X. Feng, S. Song, H.-C. Chang, D. Li, and K. Cameron. Powerpack: Energy profiling and analysis of high-performance systems and applications. IEEE Transactions on Parallel and Distributed Systems, 21(5): 658-671, may 2010.
10. B. Goel, S. McKee, R. Gioiosa, K. Singh, M. Bhadauria, and M. Cesati. Portable, scalable, per-core power estimation for intelligent resource management. In Int. Green Computing Conference, 2010.
11. J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 2006.
12. Intel 64 and IA-32 Architectures Software Developer's Manual. Intel Corporation, volume 3a: system programming guide edition, September 2010. 14.7 Platform Specific Power Management Support.
13. Intel 64 and IA-32 Architectures Software Developer's Manual. Intel Corporation, volume 3b: system programming guide edition, September 2010. 30.4.4 Precise Event Based Sampling (PEBS).
14. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. In Int. Symposium on Microarchitecture, 2003.
15. C. Isci and M. Martonosi. Identifying program power phase behavior using power vectors. In Int. Workshop on Workload Characterization, 2003.
16. C. Isci and M. Martonosi. Phase characterization for power: evaluating control-flow-based and event-counter-based techniques. In Int. Symposium on High-Performance Computer Architecture, 2006.
17. R. Joseph and M. Martonosi. Run-time power estimation in high performance microprocessors. In Int. Symposium on Low Power Electronics and Design, 2001.
18. T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In Proceedings of the 31st annual international symposium on Computer architecture, 2004.
19. S. Kaxiras and M. Martonosi. Computer Architecture Techniques for Power-Efficiency. Morgan and Claypool Publishers, 2008. ISBN 0-471-05669-3.
20. G. Keramidas, V. Spiliopoulos, and S. Kaxiras. Interval based models for run-time dvfs orchestration in superscalar processors. In Int. Conf. on Computing Frontiers, 2010.
21. J. Lau, S. Schoemackers, and B. Calder. Structures for phase classification. In Int. Symposium on Performance Analysis of Systems and Software, 2004.
22. D. Levinthal. Performance analysis guide for intel core i7 processor and intel xeon 5500 processors. Technical Report Version 1.0, Intel Corporation, 2009.
23. N. Peleg and B. Mendelson. Detecting change in program behavior for adaptive optimization. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2007.
24. B. Rountree. Theory and practice of dynamic voltage/ frequency scaling in the high-performance computing environment. Ph.D. dissertation, University of Arizona, 2010.
25. A. Sembrant, D. Eklov, and E. Hagersten. Efficient software-based online phase classification. In Int. Symposium on Workload Characterization, 2011.
26. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Int. Conf. on Parallel Architecture and Compilation Techniques, 2001.
27. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Int. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
28. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Int. Symposium on Computer Architecture, 2003.
29. V. Spiliopoulos, S. Kaxiras, and G. Keramidas. Green governors: A framework for continuously adaptive dvfs. In Int. Green Computing Conference, 2011.