메뉴 건너뛰기




Volumn 47, Issue 40, 2014, Pages

A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions

Author keywords

hybrid spintronic CMOS circuit; magnetic tunnel junction; nonvolatile; radiation effect

Indexed keywords

MAGNETIC TUNNEL JUNCTION; NON-VOLATILE; RADIATION-HARDENED;

EID: 84907009414     PISSN: 00223727     EISSN: 13616463     Source Type: Journal    
DOI: 10.1088/0022-3727/47/40/405003     Document Type: Article
Times cited : (64)

References (32)
  • 1
    • 35748965560 scopus 로고    scopus 로고
    • The emergence of spin electronics in data storage
    • Chappert C, Fert A and Van Dau F N 2007 The emergence of spin electronics in data storage Nature Mater. 6 813
    • (2007) Nature Mater. , vol.6 , pp. 813
    • Chappert, C.1    Fert, A.2    Van Dau, F.N.3
  • 3
    • 84907015201 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductor 2012 www.itrs.net
    • (2012)
  • 4
    • 84898040159 scopus 로고    scopus 로고
    • A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions
    • Guo W, Prenat G and Dieny B 2014 A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions J. Phys. D: Appl. Phys. 47 165001
    • (2014) J. Phys. D: Appl. Phys. , vol.47 , pp. 165001
    • Guo, W.1    Prenat, G.2    Dieny, B.3
  • 5
    • 84877109944 scopus 로고    scopus 로고
    • Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer
    • Mejdoubi A, Lacoste B, Prenat G and Dieny B 2013 Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer Appl. Phys. Lett. 102 152413
    • (2013) Appl. Phys. Lett. , vol.102 , pp. 152413
    • Mejdoubi, A.1    Lacoste, B.2    Prenat, G.3    Dieny, B.4
  • 6
    • 84860500660 scopus 로고    scopus 로고
    • Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers
    • Nomura K, Abe K, Yoda H and Fujita S 2012 Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers J. Appl. Phys. 111 07E330
    • (2012) J. Appl. Phys. , vol.111 , pp. 07E330
    • Nomura, K.1    Abe, K.2    Yoda, H.3    Fujita, S.4
  • 7
    • 19944431328 scopus 로고    scopus 로고
    • A 4-Mb toggle MRAM based on a novel bit and switching method
    • Engel B N et al 2005 A 4-Mb toggle MRAM based on a novel bit and switching method IEEE Trans. Magn. 41 132
    • (2005) IEEE Trans. Magn. , vol.41 , pp. 132
    • Engel, B.N.1
  • 9
    • 84907012450 scopus 로고    scopus 로고
    • Radiation effects assessment of MRAM devices
    • M. Elghefari and McClure S 2014 Radiation effects assessment of MRAM devices JPL Publication http://hdl.handle.net/2014/40809
    • (2014) JPL Publication
    • Elghefari, M.1    McClure, S.2
  • 10
    • 78650124892 scopus 로고    scopus 로고
    • Single event latchup (SEL) and total ionizing dose (TID) of a 1 Mbit magnetoresistive random access memory (MRAM)
    • Heidecker J, Allen G and Sheldon D 2010 Single event latchup (SEL) and total ionizing dose (TID) of a 1 Mbit magnetoresistive random access memory (MRAM)IEEE Radiation Effects Data Workshop (Denver, Colorado) pp 4-8
    • (2010) IEEE Radiation Effects Data Workshop (Denver, Colorado) , pp. 4-8
    • Heidecker, J.1    Allen, G.2    Sheldon, D.3
  • 12
    • 0030286383 scopus 로고    scopus 로고
    • A gate-level simulation environment for alpha-particle-induced transient faults
    • Cha H, Rudnick E M, Patel J H, Iyer R K and Choi G S 1996 A gate-level simulation environment for alpha-particle-induced transient faults IEEE Trans. Comput. 45 1248
    • (1996) IEEE Trans. Comput. , vol.45 , pp. 1248
    • Cha, H.1    Rudnick, E.M.2    Patel, J.H.3    Iyer, R.K.4    Choi, G.S.5
  • 13
    • 77957557982 scopus 로고    scopus 로고
    • High-performance robust latches
    • Omana M, Rossi D and Metra C 2010 High-performance robust latches Computers 59 1455
    • (2010) Computers , vol.59 , pp. 1455
    • Omana, M.1    Rossi, D.2    Metra, C.3
  • 14
    • 84903721058 scopus 로고    scopus 로고
    • Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology
    • Guo J, Xiao L and Mao Z 2014 Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology IEEE Trans. Circuits Syst. I 61 1994-2001
    • (2014) IEEE Trans. Circuits Syst. I , vol.61 , pp. 1994-2001
    • Guo, J.1    Xiao, L.2    Mao, Z.3
  • 17
    • 0030174367 scopus 로고    scopus 로고
    • Current-driven excitation of magnetic multilayers
    • Slonczewski J C 1996 Current-driven excitation of magnetic multilayers J. Magn. Magn. Mater. 159 L1-7
    • (1996) J. Magn. Magn. Mater. , vol.159 , pp. L1-L7
    • Slonczewski, J.C.1
  • 23
    • 70350616352 scopus 로고    scopus 로고
    • High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits
    • Zhao W S, Chappert C, Javerliac V and Noizière J P 2009 High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits IEEE Trans. Magn. 45 3784
    • (2009) IEEE Trans. Magn. , vol.45 , pp. 3784
    • Zhao, W.S.1    Chappert, C.2    Javerliac, V.3    Noizière, J.P.4
  • 24
    • 20544454198 scopus 로고    scopus 로고
    • Programmable spintronics logic device based on a magnetic tunnel junction element
    • Wang J, Meng H and Wang J P 2005 Programmable spintronics logic device based on a magnetic tunnel junction element J. Appl. Phys. 97 10D509
    • (2005) J. Appl. Phys. , vol.97 , pp. 10D509
    • Wang, J.1    Meng, H.2    Wang, J.P.3
  • 25
    • 84898045356 scopus 로고    scopus 로고
    • A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design
    • Jovanovic B, Brum R M and Torres L 2014 A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design J. Appl. Phys. 115 134316
    • (2014) J. Appl. Phys. , vol.115 , pp. 134316
    • Jovanovic, B.1    Brum, R.M.2    Torres, L.3
  • 26
    • 84861723047 scopus 로고    scopus 로고
    • Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions
    • Suzuki D, Natsui M, Endoh T, Ohno H and Hanyu T 2012 Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions J. Appl. Phys. 111 07E318
    • (2012) J. Appl. Phys. , vol.111 , pp. 07E318
    • Suzuki, D.1    Natsui, M.2    Endoh, T.3    Ohno, H.4    Hanyu, T.5
  • 27
    • 84864615101 scopus 로고    scopus 로고
    • A magnetic tunnel junction based zero standby leakage current retention flip-flop
    • Ryu K, Kim J, Jung J, Kim J P, Kang S H and Jung S O 2012 A magnetic tunnel junction based zero standby leakage current retention flip-flop IEEE Trans. VLSI Syst. 20 2044
    • (2012) IEEE Trans. VLSI Syst. , vol.20 , pp. 2044
    • Ryu, K.1    Kim, J.2    Jung, J.3    Kim, J.P.4    Kang, S.H.5    Jung, S.O.6
  • 29
    • 64549144240 scopus 로고    scopus 로고
    • Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies
    • Fazeli M, Miremadi S G, Ejlali A and Patooghy A 2009 Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies IET Comput. Dig. Tech. 3 289
    • (2009) IET Comput. Dig. Tech. , vol.3 , pp. 289
    • Fazeli, M.1    Miremadi, S.G.2    Ejlali, A.3    Patooghy, A.4
  • 30
    • 0142227157 scopus 로고    scopus 로고
    • Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters
    • Singh M and Koren I 2003 Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters IEEE Trans. VLSI Syst. 11 839
    • (2003) IEEE Trans. VLSI Syst. , vol.11 , pp. 839
    • Singh, M.1    Koren, I.2
  • 32
    • 0034450465 scopus 로고    scopus 로고
    • Application of hardness-by-design methodology to radiation-tolerant ASIC technologies
    • Lacoe R C, Osborn J V, Koga R, Brown S and Mayer D C 2000 Application of hardness-by-design methodology to radiation-tolerant ASIC technologies IEEE Trans. Nucl. Sci. 47 2334
    • (2000) IEEE Trans. Nucl. Sci. , vol.47 , pp. 2334
    • Lacoe, R.C.1    Osborn, J.V.2    Koga, R.3    Brown, S.4    Mayer, D.C.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.