-
1
-
-
35748965560
-
The emergence of spin electronics in data storage
-
Chappert C, Fert A and Van Dau F N 2007 The emergence of spin electronics in data storage Nature Mater. 6 813
-
(2007)
Nature Mater.
, vol.6
, pp. 813
-
-
Chappert, C.1
Fert, A.2
Van Dau, F.N.3
-
2
-
-
0035900398
-
Spintronics: A spin-based electronics vision for the future
-
Wolf S A, Awschalom D D, Buhrman R A, Daughton J M, Von Molnar S, Roukes M L, Chtchelkanova A Y and Treger D M 2001 Spintronics: a spin-based electronics vision for the future Science 294 1488
-
(2001)
Science
, vol.294
, pp. 1488
-
-
Wolf, S.A.1
Awschalom, D.D.2
Buhrman, R.A.3
Daughton, J.M.4
Von Molnar, S.5
Roukes, M.L.6
Chtchelkanova, A.Y.7
Treger, D.M.8
-
3
-
-
84907015201
-
-
International Technology Roadmap for Semiconductor 2012 www.itrs.net
-
(2012)
-
-
-
4
-
-
84898040159
-
A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions
-
Guo W, Prenat G and Dieny B 2014 A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions J. Phys. D: Appl. Phys. 47 165001
-
(2014)
J. Phys. D: Appl. Phys.
, vol.47
, pp. 165001
-
-
Guo, W.1
Prenat, G.2
Dieny, B.3
-
5
-
-
84877109944
-
Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer
-
Mejdoubi A, Lacoste B, Prenat G and Dieny B 2013 Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer Appl. Phys. Lett. 102 152413
-
(2013)
Appl. Phys. Lett.
, vol.102
, pp. 152413
-
-
Mejdoubi, A.1
Lacoste, B.2
Prenat, G.3
Dieny, B.4
-
6
-
-
84860500660
-
Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers
-
Nomura K, Abe K, Yoda H and Fujita S 2012 Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers J. Appl. Phys. 111 07E330
-
(2012)
J. Appl. Phys.
, vol.111
, pp. 07E330
-
-
Nomura, K.1
Abe, K.2
Yoda, H.3
Fujita, S.4
-
7
-
-
19944431328
-
A 4-Mb toggle MRAM based on a novel bit and switching method
-
Engel B N et al 2005 A 4-Mb toggle MRAM based on a novel bit and switching method IEEE Trans. Magn. 41 132
-
(2005)
IEEE Trans. Magn.
, vol.41
, pp. 132
-
-
Engel, B.N.1
-
8
-
-
84873642909
-
Thermally assisted MRAMs: Ultimate scalability and logic functionalities
-
Prejbeanu I L, Bandiera S, Alvarez-Herault J, Sousa R C, Dieny B and Nozieres J P 2013 Thermally assisted MRAMs: ultimate scalability and logic functionalities J. Phys. D: Appl. Phys. 46 074002
-
(2013)
J. Phys. D: Appl. Phys.
, vol.46
, pp. 074002
-
-
Prejbeanu, I.L.1
Bandiera, S.2
Alvarez-Herault, J.3
Sousa, R.C.4
Dieny, B.5
Nozieres, J.P.6
-
9
-
-
84907012450
-
Radiation effects assessment of MRAM devices
-
M. Elghefari and McClure S 2014 Radiation effects assessment of MRAM devices JPL Publication http://hdl.handle.net/2014/40809
-
(2014)
JPL Publication
-
-
Elghefari, M.1
McClure, S.2
-
11
-
-
0022916332
-
Mechanisms leading to single event upset
-
Axness C L, Weaver H T, Fu J S, Koga R and Kolasinski W A 1986 Mechanisms leading to single event upsetIEEE Trans. Nucl. Sci. 33 1577
-
(1986)
IEEE Trans. Nucl. Sci.
, vol.33
, pp. 1577
-
-
Axness, C.L.1
Weaver, H.T.2
Fu, J.S.3
Koga, R.4
Kolasinski, W.A.5
-
12
-
-
0030286383
-
A gate-level simulation environment for alpha-particle-induced transient faults
-
Cha H, Rudnick E M, Patel J H, Iyer R K and Choi G S 1996 A gate-level simulation environment for alpha-particle-induced transient faults IEEE Trans. Comput. 45 1248
-
(1996)
IEEE Trans. Comput.
, vol.45
, pp. 1248
-
-
Cha, H.1
Rudnick, E.M.2
Patel, J.H.3
Iyer, R.K.4
Choi, G.S.5
-
13
-
-
77957557982
-
High-performance robust latches
-
Omana M, Rossi D and Metra C 2010 High-performance robust latches Computers 59 1455
-
(2010)
Computers
, vol.59
, pp. 1455
-
-
Omana, M.1
Rossi, D.2
Metra, C.3
-
14
-
-
84903721058
-
Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology
-
Guo J, Xiao L and Mao Z 2014 Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology IEEE Trans. Circuits Syst. I 61 1994-2001
-
(2014)
IEEE Trans. Circuits Syst. I
, vol.61
, pp. 1994-2001
-
-
Guo, J.1
Xiao, L.2
Mao, Z.3
-
17
-
-
0030174367
-
Current-driven excitation of magnetic multilayers
-
Slonczewski J C 1996 Current-driven excitation of magnetic multilayers J. Magn. Magn. Mater. 159 L1-7
-
(1996)
J. Magn. Magn. Mater.
, vol.159
, pp. L1-L7
-
-
Slonczewski, J.C.1
-
18
-
-
34247145525
-
Thermally assisted MRAM
-
Prejbeanu I L, Kerekes M, Sousa R C, Sibuet H, Redon O, Dieny B and Nozieres J P 2007 Thermally assisted MRAM J. Phys.: Condens. Matter 19 165218
-
(2007)
J. Phys.: Condens. Matter
, vol.19
, pp. 165218
-
-
Prejbeanu, I.L.1
Kerekes, M.2
Sousa, R.C.3
Sibuet, H.4
Redon, O.5
Dieny, B.6
Nozieres, J.P.7
-
19
-
-
80051689162
-
Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection
-
Miron I M, Garello K, Gaudin G, Zermatten P J, Costache M V, Auffret S, Bandiera S, Rodmacq B, Schuhl A and Gambardella P 2011 Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection Nature 476 189
-
(2011)
Nature
, vol.476
, pp. 189
-
-
Miron, I.M.1
Garello, K.2
Gaudin, G.3
Zermatten, P.J.4
Costache, M.V.5
Auffret, S.6
Bandiera, S.7
Rodmacq, B.8
Schuhl, A.9
Gambardella, P.10
-
20
-
-
84874609397
-
Non-volatile electrically-driven repeatable magnetization reversal with no applied magnetic field
-
Ghidini M, Pellicelli R, Prieto J L, Moya X, Soussi J, Briscoe J, Briscoe J, Dunn S and Mathur N D 2013 Non-volatile electrically-driven repeatable magnetization reversal with no applied magnetic field Nature Commun. 4 1453
-
(2013)
Nature Commun.
, vol.4
, pp. 1453
-
-
Ghidini, M.1
Pellicelli, R.2
Prieto, J.L.3
Moya, X.4
Soussi, J.5
Briscoe, J.6
Briscoe, J.7
Dunn, S.8
Mathur, N.D.9
-
22
-
-
84857648209
-
Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions
-
Zhang Y, Zhao W S, Lakys Y, Klein J O, Kim J V, Ravelosona D and Chappert C 2012 Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions IEEE Trans. Electron. 59 819
-
(2012)
IEEE Trans. Electron.
, vol.59
, pp. 819
-
-
Zhang, Y.1
Zhao, W.S.2
Lakys, Y.3
Klein, J.O.4
Kim, J.V.5
Ravelosona, D.6
Chappert, C.7
-
23
-
-
70350616352
-
High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits
-
Zhao W S, Chappert C, Javerliac V and Noizière J P 2009 High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits IEEE Trans. Magn. 45 3784
-
(2009)
IEEE Trans. Magn.
, vol.45
, pp. 3784
-
-
Zhao, W.S.1
Chappert, C.2
Javerliac, V.3
Noizière, J.P.4
-
24
-
-
20544454198
-
Programmable spintronics logic device based on a magnetic tunnel junction element
-
Wang J, Meng H and Wang J P 2005 Programmable spintronics logic device based on a magnetic tunnel junction element J. Appl. Phys. 97 10D509
-
(2005)
J. Appl. Phys.
, vol.97
, pp. 10D509
-
-
Wang, J.1
Meng, H.2
Wang, J.P.3
-
25
-
-
84898045356
-
A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design
-
Jovanovic B, Brum R M and Torres L 2014 A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design J. Appl. Phys. 115 134316
-
(2014)
J. Appl. Phys.
, vol.115
, pp. 134316
-
-
Jovanovic, B.1
Brum, R.M.2
Torres, L.3
-
26
-
-
84861723047
-
Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions
-
Suzuki D, Natsui M, Endoh T, Ohno H and Hanyu T 2012 Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions J. Appl. Phys. 111 07E318
-
(2012)
J. Appl. Phys.
, vol.111
, pp. 07E318
-
-
Suzuki, D.1
Natsui, M.2
Endoh, T.3
Ohno, H.4
Hanyu, T.5
-
27
-
-
84864615101
-
A magnetic tunnel junction based zero standby leakage current retention flip-flop
-
Ryu K, Kim J, Jung J, Kim J P, Kang S H and Jung S O 2012 A magnetic tunnel junction based zero standby leakage current retention flip-flop IEEE Trans. VLSI Syst. 20 2044
-
(2012)
IEEE Trans. VLSI Syst.
, vol.20
, pp. 2044
-
-
Ryu, K.1
Kim, J.2
Jung, J.3
Kim, J.P.4
Kang, S.H.5
Jung, S.O.6
-
28
-
-
84863127302
-
MTJ based non-volatile flip-flop in deep submicron technology
-
Jung Y, Kim J, Ryu K, Jung S O, Kim J P and Kang S H 2011 MTJ based non-volatile flip-flop in deep submicron technology Int. SoC Design Conf. (Jeju, Korea) pp 424-7
-
(2011)
Int. SoC Design Conf. (Jeju, Korea)
, pp. 424-427
-
-
Jung, Y.1
Kim, J.2
Ryu, K.3
Jung, S.O.4
Kim, J.P.5
Kang, S.H.6
-
29
-
-
64549144240
-
Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies
-
Fazeli M, Miremadi S G, Ejlali A and Patooghy A 2009 Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies IET Comput. Dig. Tech. 3 289
-
(2009)
IET Comput. Dig. Tech.
, vol.3
, pp. 289
-
-
Fazeli, M.1
Miremadi, S.G.2
Ejlali, A.3
Patooghy, A.4
-
30
-
-
0142227157
-
Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters
-
Singh M and Koren I 2003 Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters IEEE Trans. VLSI Syst. 11 839
-
(2003)
IEEE Trans. VLSI Syst.
, vol.11
, pp. 839
-
-
Singh, M.1
Koren, I.2
-
31
-
-
33846288275
-
Charge collection and charge sharing in a 130 nm CMOS technology
-
Amusan O A, Witulski A F, Massengill L W, Bhuva B L, Fleming P R, Alles M L, Sternberg A L, Black J D and Schrimpf R D 2006 Charge collection and charge sharing in a 130 nm CMOS technology IEEE Trans. Nucl. Sci. 53 3253
-
(2006)
IEEE Trans. Nucl. Sci.
, vol.53
, pp. 3253
-
-
Amusan, O.A.1
Witulski, A.F.2
Massengill, L.W.3
Bhuva, B.L.4
Fleming, P.R.5
Alles, M.L.6
Sternberg, A.L.7
Black, J.D.8
Schrimpf, R.D.9
-
32
-
-
0034450465
-
Application of hardness-by-design methodology to radiation-tolerant ASIC technologies
-
Lacoe R C, Osborn J V, Koga R, Brown S and Mayer D C 2000 Application of hardness-by-design methodology to radiation-tolerant ASIC technologies IEEE Trans. Nucl. Sci. 47 2334
-
(2000)
IEEE Trans. Nucl. Sci.
, vol.47
, pp. 2334
-
-
Lacoe, R.C.1
Osborn, J.V.2
Koga, R.3
Brown, S.4
Mayer, D.C.5
|