Optimizing data allocation and memory configuration for non-volatile memory based hybrid SPM on embedded CMPs

Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2012

Volumn , Issue , 2012, Pages 982-989

  Hu, Jingtong ^a   Zhuge, Qingfeng ^b   Xue, Chun Jason ^c   Tseng, Wei Che ^a   Sha, Edwin H M ^a,b  

^a The University of Texas at Dallas   (United States)

^b CHONGQING UNIVERSITY   (China)

^c CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Data allocation; energy; MRAM; NVM; on chip memory; PCM; SPM

Indexed keywords

DATA ALLOCATION; ENERGY; MRAM; NVM; ON CHIP MEMORY; SPM;

ALGORITHMS; DATA STORAGE EQUIPMENT; DISTRIBUTED PARAMETER NETWORKS; MRAM DEVICES; PULSE CODE MODULATION;

STATIC RANDOM ACCESS STORAGE;

EID: 84867406972     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPSW.2012.120     Document Type: Conference Paper

References (28)

1. M. Kandemir, M. J. Irwin, G. Chen, and I. Kolcu, "Compiler-guided leakage optimization for banked scratch-pad memories," IEEE Transactions on VLSI Sysetms, vol. 13, no. 10, pp. 1136-1146, 2005.
2. M. Hosomi, H. Yamagishi, T. Yamamoto, and et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram," in ISLPED '09, 2005, pp. 459-462.
3. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in ISCA '09, 2009, pp. 14-23.
4. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable dram alternative," in ISCA '09, 2009, pp. 2-13.
5. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, M. J. Irwin, and O. A. Karim, "A low-power phase change memory based hybrid cache architecture," in GLSVLSI '08, 2008, pp. 395-398.
6. X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen, "Circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement," in DAC '08, 2008, pp. 554-559.
7. X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, "Hybrid cache architecture with disparate memory technologies," in ISCA '09, 2009, pp. 34-45.
8. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, , and Y. Xie, "Energy- and endurance-aware design of phase change memory caches," in DATE '10, 2010, pp. 136-141.
9. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory," in DATE '11, 2011, pp. 1-6.
10. Y. Chen, H. Li, X. Wang, W. Zhu, W. Xu, and T. Zhang, "A nondestructive self-reference scheme for spin-transfer torque random access memory (stt-ram)," in DATE '10, 2010, pp. 148-153.
11. A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mossé, "Increasing pcm main memory lifetime," in DATE '10, 2010, pp. 914-919.
12. G. Dhiman, R. Ayoub, and T. Rosing, "Pdram: a hybrid pram and dram main memory system," in DAC '09, 2009, pp. 664-469.
13. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in ISCA '09, 2009, pp. 24-33.
14. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation," in DAC '10, 2010, pp. 350-355.
15. J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha, "Minimizing write activities to non-volatile memory via scheduling and recomputation," in SASP '10, 2010, pp. 7-12.
16. J. Hu, W.-C. Tseng, C. J. Xue, Q. Zhuge, Y. Zhao, and E. H.-M. Sha, "Write activity minimization for non-volatile main memory via scheduling and recomputation," IEEE Transaction on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems, vol. 30, no. 4, pp. 584-592, 2011.
17. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on non-volatile main memories for embedded chip multi-processors," ACM Transactions on Embedded Computing Systems.
18. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, and E. H.-M. Sha, "Write activity reduction on flash main memory via smart victim cache," in GLVLSI '10, 2010, pp. 91-94.
19. W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha, "Optimal scheduling to minimize non-volatile memory access time with hardware cache," in VLSI-SOC '10, 2010.
20. N. Alipanah, P. Parveen, L. Khan, and B. Thuraisingham, "Ontology-driven query expansion using map/reduce framework to facilitate federated queries," in 2011 ICWS,, july 2011, pp. 712 -713.
21. S. Tongsima, E.-M. Sha, C. Chantrapornchai, D. Surma, and N. Passos, "Probabilistic loop scheduling for applications with uncertain execution time," IEEE Transactions on Computers, vol. 49, no. 1, pp. 65-80, jan 2000.
22. Y. Chen, Z. Shao, Q. Zhuge, C. Xue, B. Xiao, and E.-M. Sha, "Minimizing energy via loop scheduling and dvs for multi-core embedded systems," in Parallel and Distributed Systems, 2005. Proceedings. 11th International Conference on, july 2005, pp. 2-6.
23. L. Chao, A. LaPaugh, and E. Sha, "Rotation scheduling: A loop pipelining algorithm," in 30th Conference on Design Automation, 1993., june 1993, pp. 566-572.
24. Y. Xie, G. H. Loh, B. Black, and K. Bernstein, "Design space exploration for 3d architectures," J. Emerg. Technol. Comput. Syst., vol. 2, no. 2, pp. 65-103, 2006.
25. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems," in CASES '03, 2003, pp. 276-286.
26. X. Dong, N. P. Jouppi, and Y. Xie, "Pcramsim: System-level performance, energy, and area modeling for phase-change ram," in ICCAD '09, 2009, pp. 269-275.
27. C. Bienia, "Benchmarking modern multiprocessors," Ph.D. dissertation, Princeton University, January 2011.
28. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt, "The m5 simulator: Modeling networked systems," IEEE Micro, vol. 26, pp. 52-60, July 2006.