Keep it straight: Teaching placement how to better handle designs with datapaths

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2012, Pages 79-86

  Ward, Samuel I ^a   Kim, Myung Chul ^b   Viswanathan, Natarajan ^b   Li, Zhuo ^b   Alpert, Charles ^b   Swartzlander, Earl E ^a   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

Datapath; Physical design; Placement

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER CIRCUITS;

DATA PATHS; HANDLE DESIGNS; HYBRID DESIGN; PHYSICAL DESIGN; PLACEMENT; RANDOM LOGIC; STANDARD-CELL; STATE OF THE ART; STEINER; WIRE LENGTH;

PLACERS;

EID: 84860247104     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2160916.2160935     Document Type: Conference Paper

References (26)

1. R. X. T. Nijssen and J. A. G. Jess, "Two-dimensional datapath regularity extraction," in IFIP Workshop on Logic and Architecture Synthesis, pp. 110-117, 1996.
2. P. Ienne and A. GrieBing, "Practical experiences with standard-cell based datapath design tools," in Proceedings of DAC, pp. 396-401, 1998.
3. S. I. Ward, D. A. Papa, Z. Li, C. N. Sze, C. J. Alpert, and E. Swartzlander, "Quantifying academic placer performance on custom designs," in Proc. ISPD, pp. 91-98, 2011.
4. D. A. Papa, S. N. Adya, and I. L. Markov, "Constructive benchmarking for placement," in ACM Great Lakes Symposium on VLSI, pp. 113-118, 2004.
5. T. Kutzschebauch and L. Stok, "Regularity driven logic synthesis," in Proc. ICCAD, pp. 439-446, 2000. (Pubitemid 32188421)
6. T. Serdar and C. Sechen, "Automatic datapath tile placement and routing," in Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings, pp. 552 -559, 2001.
7. T. Ye, S. Chaudhuri, F. Huang, H. Savoj, and G. D. Micheli, "Physical synthesis for ASIC datapath circuits," in Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, vol. 3, pp. III-365 - III-368 vol.3, 2002.
8. S. Goto, "An efficient algorithm for the two-dimensional placement problem in electrical circuit layout," Circuits and Systems, IEEE Transactions on, vol. 28, pp. 12 - 18, jan 1981. (Pubitemid 11466333)
9. C. Yang, X. Hong, Y. Cai, W. Hou, T. Jing, and W. Wu, "Physical synthesis for ASIC datapath circuits," in ASIC, 2003. Proceedings. 5th International Conference on, vol. 1, pp. 97-100, 2003.
10. S. I. Ward, D. Z. Pan, and E. Swartzlander, "2011 ISPD Datapath benchmark suite." http://www.cerc.utexas.edu/utda/download/DP/, Mar 2011.
11. T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie, "mPL6: enhanced multilevel mixed-size placement," in Proc. ISPD, pp. 212-214, 2006. (Pubitemid 44063427)
12. J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan, A. N. Ng, J. F. Lu, and I. L. Markov, "Capo: robust and scalable open-source min-cut floorplacer," in Proc. ISPD, pp. 224-226, 2005. (Pubitemid 41816870)
13. N. Viswanathan, M. Pan, and C. Chu, "FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control," in Proceedings of ASPDAC, pp. 135-140, 2007.
14. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, "A high-quality mixed-size analytical placer considering preplaced blocks and density constraints," in Proc. ICCAD, pp. 187-192, 2006.
15. M. Wang, X. Yang, and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. ICCAD, pp. 260-263, 2000. (Pubitemid 32188449)
16. M.-C. Kim, D.-J. Lee, and I. L. Markov, "simPL: an effective placement algorithm," in Proc. ICCAD, pp. 649-656, 2010.
17. H. Shojaei, A. Davoodi, and J. Linderoth, "Congestion analysis for global routing via integer programming," in Proc. ICCAD, pp. 256-262, 2011.
18. J. A. Roy and I. L. Markov, "Seeing the forest and the trees: Steiner wirelength optimization in placement," CAD of Integrated Circuits and Systems, IEEE Transactions on, vol. 26, no. 4, pp. 632-644, 2007. (Pubitemid 46479738)
19. P. Spindler, U. Schlichtmann, and F. M. Johannes, "Kraftwerk2 - a fast force-directed quadratic placement approach using an accurate net model," IEEE TCAD, vol. 27, no. 8, pp. 1398-1411, 2008.
20. M. Pan, N. Viswanathan, and C. Chu, "An efficient and effective detailed placement algorithm," in Proc. ICCAD, pp. 48-55, 2005. (Pubitemid 44815697)
21. A. Chowdhary, S. Kale, P. Saripella, N. Sehgal, and R. Gupta, "Extraction of functional regularity in datapath circuits," IEEE TCAD, vol. 18, no. 9, pp. 1279-1296, 1999.
22. A. Rosiello, F. Ferrandi, D. Pandini, and D. Sciuto, "A hash-based approach for functional regularity extraction during logic synthesis," in Proc. ISVLSI, pp. 92-97, 2007. (Pubitemid 350147984)
23. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and details of a high quality, large-scale analytical placer," in Proc. ICCAD, pp. 890-897, 2005. (Pubitemid 44815812)
24. B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," Bell Systems Technical Journal, vol. 49, no. 1, pp. 291-307, 1970.
25. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz., "ISPD 2005 placement contest benchmark suite," in Proc. ISPD, pp. 216-220, 2005. (Pubitemid 41816868)
26. N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, G.-J. Nam, and J. A. Roy, "The ISPD-2011 routability-driven placement contest and benchmark suite," in ACM International Symposium on Physical Design, pp. 141-146, 2011.