메뉴 건너뛰기




Volumn , Issue , 2011, Pages 91-98

Quantifying academic placer performance on custom designs

Author keywords

datapath placement; placement benchmarks; standard cell placement

Indexed keywords

CUSTOM DESIGN; DATA PATH DESIGN; DATA PATHS; DESIGN STYLES; LOGIC FUNCTIONS; OPTIMAL SOLUTIONS; OPTIMAS; PLACEMENT ALGORITHM; PLACEMENT BENCHMARKS; PLACEMENT PROBLEMS; STANDARD CELL PLACEMENT; TEST CASE;

EID: 79955054998     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1960397.1960420     Document Type: Conference Paper
Times cited : (19)

References (21)
  • 1
    • 0036377317 scopus 로고    scopus 로고
    • Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement'
    • S. N. Adya and I. L. Markov, "Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement'" ISPD 2002, pp. 12-17.
    • (2002) ISPD , pp. 12-17
    • Adya, S.N.1    Markov, I.L.2
  • 2
    • 79955070673 scopus 로고    scopus 로고
    • Shifter circuit for an arithmetic logic unit in a microprocessor
    • US. patent 5896305
    • P.W. Bosshart and Q.D. An. Shifter circuit for an arithmetic logic unit in a microprocessor. US. patent 5896305, 1999.
    • (1999)
    • Bosshart, P.W.1    An, Q.D.2
  • 4
    • 46149088493 scopus 로고    scopus 로고
    • A high-quality mixed-size analytical placer considering preplaced blocks and density constraints
    • T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. A high-quality mixed-size analytical placer considering preplaced blocks and density constraints, In Proc. ICCAD, 2006.
    • Proc. ICCAD, 2006
    • Chen, T.-C.1    Jiang, Z.-W.2    Hsu, T.-C.3    Chen, H.-C.4    Chang, Y.-W.5
  • 6
    • 84910463808 scopus 로고
    • Uniform shift networks
    • September
    • R.L. Davis. Uniform shift networks. Computer, 7:327-334, September 1974.
    • (1974) Computer , vol.7 , pp. 327-334
    • Davis, R.L.1
  • 7
    • 0029213552 scopus 로고
    • Quantified Suboptimality of VLSI Layout Heuristics Design Automation
    • Lars W. Hagen, Dennis J.-H. Huang, Andrew B. Kahng; Quantified Suboptimality of VLSI Layout Heuristics Design Automation, DAC pp 216-221, 1995.
    • (1995) DAC , pp. 216-221
    • Hagen, L.W.1    Huang, D.J.-H.2    Kahng, A.B.3
  • 10
    • 33745967691 scopus 로고    scopus 로고
    • Architecture and details of a high quality, large-scale analytical placer
    • A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. ICCAD, pp 890-897, 2005.
    • (2005) Proc. ICCAD , pp. 890-897
    • Kahng, A.B.1    Reda, S.2    Wang, Q.3
  • 11
    • 0004079718 scopus 로고
    • Englewood Cliffs, NJ: Prentice-Hall Inc.
    • Koren. Computer Arithmetic Algorithms. Englewood Cliffs, NJ: Prentice-Hall Inc., 1993.
    • (1993) Computer Arithmetic Algorithms
    • Koren1
  • 12
    • 79955052980 scopus 로고
    • Bidirectional barrel shift circuit
    • US. Patent 4665538
    • T. Machida. Bidirectional barrel shift circuit. US. Patent 4665538, 1987.
    • (1987)
    • Machida, T.1
  • 14
    • 33745944475 scopus 로고    scopus 로고
    • ISPD 2006 Placement Contest: Benchmark Suite and Results
    • G.-J. Nam, "ISPD 2006 Placement Contest: Benchmark Suite and Results," ISPD 2006, p. 167.
    • (2006) ISPD , pp. 167
    • Nam, G.-J.1
  • 18
    • 0031175456 scopus 로고    scopus 로고
    • Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor
    • L. Sigal et al. Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor. IBM Journal of Research and Development, Vol. 41, pp. 489-503, 1997.
    • (1997) IBM Journal of Research and Development , vol.41 , pp. 489-503
    • Sigal, L.1
  • 19
    • 0029264395 scopus 로고
    • Efficient and Effective Placement for Very Large Circuits
    • Wern-Jieh Sun and Carl Sechen, Efficient and Effective Placement for Very Large Circuits, IEEE Transactions on Computer-Aided Design, Vol 14, pp. 349-359, 1995
    • (1995) IEEE Transactions on Computer-Aided Design , vol.14 , pp. 349-359
    • Sun, W.-J.1    Sechen, C.2
  • 20
    • 18744381616 scopus 로고    scopus 로고
    • FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement, and a Hybrid Net Model
    • Natarajan Viswanathan and Chris Chong-Nuen Chu, FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement, and a Hybrid Net Model IEEE Transactions on Computer-Aided Design, VOL. 24, pp. 722-733 2005
    • (2005) IEEE Transactions on Computer-Aided Design , vol.24 , pp. 722-733
    • Viswanathan, N.1    Chu, C.C.-N.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.