-
1
-
-
0036377317
-
Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement'
-
S. N. Adya and I. L. Markov, "Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement'" ISPD 2002, pp. 12-17.
-
(2002)
ISPD
, pp. 12-17
-
-
Adya, S.N.1
Markov, I.L.2
-
2
-
-
79955070673
-
Shifter circuit for an arithmetic logic unit in a microprocessor
-
US. patent 5896305
-
P.W. Bosshart and Q.D. An. Shifter circuit for an arithmetic logic unit in a microprocessor. US. patent 5896305, 1999.
-
(1999)
-
-
Bosshart, P.W.1
An, Q.D.2
-
3
-
-
33746016682
-
mPL6: Enhanced multilevel mixed-size placement
-
T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. ISPD, pp 212-214, 2006.
-
(2006)
Proc. ISPD
, pp. 212-214
-
-
Chan, T.F.1
Cong, J.2
Shinnerl, J.R.3
Sze, K.4
Xie, M.5
-
4
-
-
46149088493
-
A high-quality mixed-size analytical placer considering preplaced blocks and density constraints
-
T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. A high-quality mixed-size analytical placer considering preplaced blocks and density constraints, In Proc. ICCAD, 2006.
-
Proc. ICCAD, 2006
-
-
Chen, T.-C.1
Jiang, Z.-W.2
Hsu, T.-C.3
Chen, H.-C.4
Chang, Y.-W.5
-
5
-
-
2342420713
-
Optimality and Scalability Study of Existing Placement Algorithms
-
Chin-Chih Chang, Jason Cong, Michail Romesis, and Min Xie; Optimality and Scalability Study of Existing Placement Algorithms; IEEE Transactions on Computer-aided Design Vol..23, pp. 537-549 2004
-
(2004)
IEEE Transactions on Computer-aided Design
, vol.23
, pp. 537-549
-
-
Chang, C.-C.1
Cong, J.2
Romesis, M.3
Xie, M.4
-
6
-
-
84910463808
-
Uniform shift networks
-
September
-
R.L. Davis. Uniform shift networks. Computer, 7:327-334, September 1974.
-
(1974)
Computer
, vol.7
, pp. 327-334
-
-
Davis, R.L.1
-
7
-
-
0029213552
-
Quantified Suboptimality of VLSI Layout Heuristics Design Automation
-
Lars W. Hagen, Dennis J.-H. Huang, Andrew B. Kahng; Quantified Suboptimality of VLSI Layout Heuristics Design Automation, DAC pp 216-221, 1995.
-
(1995)
DAC
, pp. 216-221
-
-
Hagen, L.W.1
Huang, D.J.-H.2
Kahng, A.B.3
-
9
-
-
0034998855
-
How to half wire lengths in the layout of cyclic shifters
-
Hillebrand, M.A.; Schurger, T.; Seidel, P.-M.; How to half wire lengths in the layout of cyclic shifters, Fourteenth International Conference on VLSI Design, 2001, pp. 339-344.
-
Fourteenth International Conference on VLSI Design, 2001
, pp. 339-344
-
-
Hillebrand, M.A.1
Schurger, T.2
Seidel, P.-M.3
-
10
-
-
33745967691
-
Architecture and details of a high quality, large-scale analytical placer
-
A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. ICCAD, pp 890-897, 2005.
-
(2005)
Proc. ICCAD
, pp. 890-897
-
-
Kahng, A.B.1
Reda, S.2
Wang, Q.3
-
11
-
-
0004079718
-
-
Englewood Cliffs, NJ: Prentice-Hall Inc.
-
Koren. Computer Arithmetic Algorithms. Englewood Cliffs, NJ: Prentice-Hall Inc., 1993.
-
(1993)
Computer Arithmetic Algorithms
-
-
Koren1
-
12
-
-
79955052980
-
Bidirectional barrel shift circuit
-
US. Patent 4665538
-
T. Machida. Bidirectional barrel shift circuit. US. Patent 4665538, 1987.
-
(1987)
-
-
Machida, T.1
-
14
-
-
33745944475
-
ISPD 2006 Placement Contest: Benchmark Suite and Results
-
G.-J. Nam, "ISPD 2006 Placement Contest: Benchmark Suite and Results," ISPD 2006, p. 167.
-
(2006)
ISPD
, pp. 167
-
-
Nam, G.-J.1
-
15
-
-
29144447716
-
The ISPD2005 Placement Contest and Benchmark Suite
-
G.-J. Nam, C. J. Alpert, P. G. Villarrubia, B. B. Winter, M. C. Yildiz "The ISPD2005 Placement Contest and Benchmark Suite," ISPD 2005, pp. 216-220.
-
(2005)
ISPD
, pp. 216-220
-
-
Nam, G.-J.1
Alpert, C.J.2
Villarrubia, P.G.3
Winter, B.B.4
Yildiz, M.C.5
-
16
-
-
33744778757
-
Min-cut floorplacement
-
July
-
J. A. Roy, S. N. Adya, D. A. Papa, and I. L. Markov. Min-cut floorplacement. IEEE Transactions on Computer-Aided Design, Vol. 25, pp. 1313-1326, July 2006.
-
(2006)
IEEE Transactions on Computer-Aided Design
, vol.25
, pp. 1313-1326
-
-
Roy, J.A.1
Adya, S.N.2
Papa, D.A.3
Markov, I.L.4
-
18
-
-
0031175456
-
Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor
-
L. Sigal et al. Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor. IBM Journal of Research and Development, Vol. 41, pp. 489-503, 1997.
-
(1997)
IBM Journal of Research and Development
, vol.41
, pp. 489-503
-
-
Sigal, L.1
-
19
-
-
0029264395
-
Efficient and Effective Placement for Very Large Circuits
-
Wern-Jieh Sun and Carl Sechen, Efficient and Effective Placement for Very Large Circuits, IEEE Transactions on Computer-Aided Design, Vol 14, pp. 349-359, 1995
-
(1995)
IEEE Transactions on Computer-Aided Design
, vol.14
, pp. 349-359
-
-
Sun, W.-J.1
Sechen, C.2
-
20
-
-
18744381616
-
FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement, and a Hybrid Net Model
-
Natarajan Viswanathan and Chris Chong-Nuen Chu, FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement, and a Hybrid Net Model IEEE Transactions on Computer-Aided Design, VOL. 24, pp. 722-733 2005
-
(2005)
IEEE Transactions on Computer-Aided Design
, vol.24
, pp. 722-733
-
-
Viswanathan, N.1
Chu, C.C.-N.2
-
21
-
-
0034477836
-
Dragon2000: Standard-cell placement tool for large industry circuits
-
M. Wang, X. Yang, and M. Sarrafzadeh, Dragon2000: Standard-cell placement tool for large industry circuits, in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2000, pp. 260-263.
-
Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2000
, pp. 260-263
-
-
Wang, M.1
Yang, X.2
Sarrafzadeh, M.3
|