Exploiting programmable temperature compensation devices to manage temperature-induced delay uncertainty

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 4, 2012, Pages 735-748

  Wolpert, David ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

Adaptive threshold voltage; Delay uncertainty; Temperature insensitivity; Temperature variation

Indexed keywords

CLOCKS; DELAY CIRCUITS; LOGIC GATES; TEMPERATURE DISTRIBUTION; THRESHOLD VOLTAGE;

ADAPTIVE BODY BIASING; ADAPTIVE THRESHOLD VOLTAGES; DELAY UNCERTAINTIES; TEMPERATURE COMPENSATION; TEMPERATURE INSENSITIVITY; TEMPERATURE VARIATION; TEMPERATURE-INDUCED; TEMPERATURE-INSENSITIVE;

COMPUTER CIRCUITS;

EID: 84859703123     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2169887     Document Type: Article

References (32)

1. I.M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 48, no. 7, pp. 876-884, Jul. 2001. (Pubitemid 32694330)
2. J. C. Ku and Y. Ismail, "On the scaling of temperature-dependent effects," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 10, pp. 1882-1888, Oct. 2007. (Pubitemid 47483029)
3. S. Borkar et al., "Parameter variations and impact on circuits and microarchitecture," in Proc. ACM IEEE 40th Design Autom. Conf. (DAC'03), Jun. 2003, pp. 338-342.
4. Integrated Circuits (Microcircuits) Manufacturing, General Specification, Std. MIL-PRF-38535H, U.S. Dept. of Defense, Mar. 2007.
5. D. Wolpert, B. Fu, and P. Ampadu, "Temperature-aware delay borrowing for energy-efficient low-voltage link design," in Proc. 4th ACM/IEEE Int. Symp. Networks-on-Chip (NoCS'10), May 2010, pp. 107-114.
6. C. Park et al., "Reversal of temperature dependence of integrated circuits operating at very low voltages," in Proc. Int. Electron Devices Meeting (IEDM'95), Dec. 1995, pp. 71-74.
7. A. Bellaouar, A. Fridi, M. Elmasry, and K. Itoh, "Supply voltage scaling for temperature insensitive CMOS circuit operation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 415-417, Mar. 1998. (Pubitemid 128745218)
8. D. Wolpert and P. Ampadu, "Normal and reverse temperature dependence in variation-tolerant nanoscale systems with high-k dielectrics and metal gates," Proc. Springer Lecture Notes of the Inst. for Comp. Sci., Social-Informatics and Telecomm. Eng.-3rd Int. ICST Conf. NanoNet 2008, Revised Selected Papers, vol. 3, pp. 14-18, Sep. 2009.
9. R. Kumar and V. Kursun, "Voltage optimization for simultaneous energy efficiency and temperature variation resilience in CMOS circuits," Microelectron. J., vol. 38, no. 4-5, pp. 583-594, Apr./May 2007. (Pubitemid 46818335)
10. B. Lasbouygues, R. Wilson, P. Maurine, N. Azemard, and D. Auvergne, "Temperature dependence in low power CMOS UDSM process," Springer Lecture Notes in Computer Science, vol. 3254/2004, pp. 110-118.
11. Y. Cheng et al., "Modelling temperature effects of quarter micrometre MOSFETs in BSIM3v3 for circuit simulation," Semicond. Sci. Technol., vol. 12, no. 11, pp. 1349-1354, Nov. 1997. (Pubitemid 127593624)
12. S. A. Tawfik and V. Kursun, "Dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature-gradientinduced clock skew," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 3, pp. 347-355, Mar. 2010.
13. A. Calimera, E. Macii, M. Poncino, and R. I. Bahar, " Temperatureinsensitive synthesis usingmulti-vt libraries," in Proc. 18th ACMGreat Lakes Symp. VLSI (GLSVLSI'08), May 2008, pp. 5-10.
14. G. Ono, M.Miyazaki, K.Watanabe, and T. Kawahara, "An LSI system with locked in temperature insensitive state achieved by using body bias technique," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'05), May 2005, pp. 632-635.
15. J. Tschanz et al., "Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC'07), Feb. 2007, pp. 292-293.
16. D. Wolpert and P. Ampadu, "A low-power safety mode for variation tolerant systems-on-chip," in Proc. 23rd IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT'08), Oct. 2008, pp. 1-9.
17. J. Long and S. O. Memik, "Inversed temperature dependence aware clock skew scheduling for sequential circuits," in Proc. Design, Autom., Test Eur. (DATE'10), Mar. 2010, pp. 1657-1660.
18. S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits, 3rd ed. New York: McGraw-Hill, 2003.
19. J. Krupka, J. Breeze,A. Centeno, N. Alford, T. Claussen, and L. Jensen, "Measurements of permittivity, dielectric loss tangent, and resistivity of float-zone silicon at microwave frequencies," IEEE Trans. Microw. Theory Techn., vol. 54, no. 11, pp. 3995-4001, Nov. 2006.
20. R. Kumar and V. Kursun, "Reversed temperature-dependent propagation delay characteristics in nanometer CMOS circuits," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1078-1082, Oct. 2006. (Pubitemid 44680625)
21. T. Ragheb et al., "Design of thermally robust clock trees using dynamically adaptive clock buffers," IEEETrans.Circuits Syst. I, Reg. Papers, vol. 56, no. 2, pp. 374-383, Feb. 2009.
22. M. Cho, S. Ahmedtt, and D. Z. Pan, "TACO: Temperature aware clock-tree optimization," in Proc. Int. Conf. Comput. Aided Design (ICCAD'05), Nov. 2005, pp. 582-587.
23. H. Yu, Y. Hu, C. Liu, and L. He, "Minimal skew clock embedding considering time variant temperature gradient," in Proc. Int. Symp. Phys. Design (ISPD'07), Mar. 2007, pp. 173-180. (Pubitemid 47485400)
24. A. Chakraborty et al., "Implementation of a thermal management unit for canceling temperature-dependent clock skew variations," Integr. VLSI J., vol. 41, no. 1, pp. 2-8, Jan. 2008. (Pubitemid 47379887)
25. Y. Liu, Z. Li, P. Luo, and B. Zhang, "A 0.52 high-order temperature-compensated voltage reference," Analog Integr. Circuits Signal Process., vol. 62, no. 1, pp. 17-21, Jan. 2010.
26. Z. Abuhamdeh et al., "Separating temperature effects from ring-oscillator readings to measure true IR-drop on a chip," in Proc. IEEE Int. Test Conf. (ITC'07), Oct. 2007, pp. 1-10.
27. Y.-W. Yang and K. S.-M. Li, "Temperature-aware dynamic frequency and voltage scaling for reliability and yield enhancement," in Proc. Asia South Pacific Design Autom. Conf. (ASP-DAC'09), Jan. 2009, pp. 49-54.
28. P. Chen, T.-K. Chen, Y.-S. Wang, and C.-C. Chen, "A time-domain sub-micro Watt temperature sensor with digital set-point programming," IEEE Sens. J., vol. 9, no. 12, pp. 1639-1646, Dec. 2009.
29. B. Lasbouygues, R. Wilson, N. Azemard, and P. Maurine, "Temperature- and voltage-aware timing analysis," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 4, pp. 801-815, Apr. 2007. (Pubitemid 46479752)
30. G. Ji, T.Arabi, and G. Taylor, "Design and validation of a power supply noise reduction technique," IEEE Trans. Adv. Packaging, vol. 28, no. 3, pp. 445-448, Aug. 2005. (Pubitemid 41263749)
31. D. Wolpert and P. Ampadu, "A sensor system to detect positive and negative temperature dependences," IEEE Trans. Circuits Syst: II: Exp. Briefs, vol. 58, no. 4, pp. 235-239, Apr. 2011.
32. M. Pedram and S. Nazarian, "Thermal modeling, analysis, and management in VLSI circuits: Principles and methods," Proc. IEEE, vol. 94, no. 8, pp. 1487-1501, Aug. 2006. (Pubitemid 46432331)