Temperature Dependence in Low Power CMOS UDSM Process

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3254, Issue , 2004, Pages 110-118

  Lasbouygues, B ^a   Wilson, R ^a   Maurine, P ^b   Azemard N ^b   Auvergne, D ^b  

^a STMICROELECTRONICS   (Italy)

^b LIRMM   (France)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT DESIGN; STRUCTURAL DESIGN; TEMPERATURE DISTRIBUTION; THRESHOLD VOLTAGE;

ELECTRICAL SIMULATION; HIGH-THRESHOLD VOLTAGES; PERFORMANCE PARAMETERS; PROCESS , VOLTAGE AND TEMPERATURES; TEMPERATURE COEFFICIENT; TEMPERATURE DEPENDENCE; TEMPERATURE INVERSIONS; TEMPERATURE SENSITIVITY;

TEMPERATURE;

EID: 35048839402     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30205-6_13     Document Type: Article

References (10)

1. Changhae Park et all, "Reversal of temperature dependence of integrated circuits operating at very low voltages", Proc. IEDM conference, pp.71-74, 1995.
2. S.M. Sze,"Physics of semiconductor devices", Wiley ed. 1983.
3. Synopsys Inc.,"Scalable Polynomial Delay And Power Model", Rev 5, October 2002.
4. B. Lasbouygues, J. Schindler, S. Engels, P. Maurine, N. Azemard, D. Auvergne, "Continuous representation of the performance of a CMOS library", European Solid-State Circuits, ESSIRC'03 Conf. on 16-18 Sept 2003.
5. P. Maurine, M. Rezzoug, N. Azemard, D. Auvergne, "Transition time modeling in deep submicron CMOS" IEEE Trans, on Computer Aided Design, vol.21, nil, pp.1352-1363, nov.2002.
6. T.Sakurai and A.R. Newton,"Alpha-power model, and its application to CMOS inverter delay and other formulas", J. Solid State Circuits vol. 25,pp.584-594, April 1990.
7. K.O. Jeppson, "Modeling the Influence of the Transistor Gain Ratio and the Input-toOutput Coupling Capacitance on the CMOS Inverter Delay", IEEE JSSC, Vol. 29, pp. 646-654, 1994.
8. Daga JM, Ottaviano E.; Auvergne D, "Temperature effect on delay for low voltage applications", Design, Automation and Test in Europe, Proc., pp. 680-685, 23-26 Feb. 1998.
9. J.A. Power et all, "An Investigation of MOSFET Statistical and Temperature Effects", Proc. IEEE 1992 Int. Conference on Microelectronic Test Structures, Vol. 5, March 1992.
10. A. Osman et all, "An Extended Tanh Law MOSFET Model for High Temperature Circuit Simulation", IEEE JSSC, Vol. 30, No2, Feb. 1995.