Minimal skew clock embedding considering time variant temperature gradient

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2007, Pages 173-180

  Yu, Hao ^a   Hu, Yu ^a   Liu, Chunchen ^a   He, Lei ^a  

^a University of California

Author keywords

Clock tree design; Compact parameterization; Parameterized perturbation; Thermal management

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; SINGULAR VALUE DECOMPOSITION; TEMPERATURE CONTROL; THERMAL GRADIENTS; TIMING CIRCUITS;

CLOCK TREE DESIGN; PERTURBATION BASED CLOCK OPTIMIZATION (PECO); TEMPERATURE CORRELATION; TIME INVARIANT TEMPERATURE GRADIENT;

INTERCONNECTION NETWORKS;

EID: 34748864923     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1231996.1232036     Document Type: Conference Paper

References (18)

1. R.-S. Tsay, "An exact zero skew clock routing algorithm," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 242-249, 1993.
2. T. H. Chao, Y-C.Hsu, J-M.Ho, K.D.Boese, and A. Kahng, "Zero skew clock routing with minimum wirelength," IEEE Trans. Circuits Syst. II, pp. 799-814, 1992.
3. J. Cong, A. B. Kahng, C.-K. Koh, and C.-W. A. Tsao, "Bounded-skew clock and Steiner routing," ACM Trans. Design Automation of Electronics Systems, 1997. to appear.
4. M. Cho, S. Ahmed, and D. Z. Pan, "TACO: Temperature aware clock-tree optimization," in Proc. Intl. Conf. Computer-Aided Design, 2005.
5. J. Tsai, L. Zhang, and C. C. Chen, "Statistical timing analysis driven post-silicon-tunable clock-tree synthesis," in Proc. Intl. Conf. Computer-Aided Design, 2005.
6. U. Padmanabhan, J. M. Wang, and J. Hu, "Statistical clock tree routing for robustness to process variations," in Proc. Intl. Symp. Physical Design, 2006.
7. C. C. Teng, Y. K. Cheng, E. Rosenbaum, and S. M. Kang, "iTEM: A temperature-dependent electromigration reliability diagnosis tool," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 882-893, 1997.
8. K.Banerjee, A.Mehrotra, A.Sangiovanni-Vincentelli, and C Hu, "On thermal effects in deep sub-micron VLSI interconnects," in Proc. Design Automation Conf., 1999.
9. T.-Y. Chiang, B. Shieh, and K. Sarawat, "Impact of Joule heating on scaling of deep sub-micron Cu/low-k interconnects," in Symposium on VLSI Technology, 2002.
10. A. H. Ajami, K. Banerjee, and M. Pedram, "Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 849-861, 2005.
11. K. Skadron, M. Stan, and et. al., "Temperature-aware microarchitecture," in Proc. Intl. Symp. on Computer Architecture, 2006.
12. W. Liao, L. He, and K. Lepak, "Temperature and supply voltage aware performance and power modeling at microarchitecture level," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 1042-1053, 2005.
13. X. Li, P. Li, and L. Pileggi, "Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations," in Proc. Intl. Conf. Computer-Aided Design, 2005.
14. G. H. Golub and C F. V. Loan, Matrix Computations. Baltimore, MD: The Johns Hopkins University Press, 3 ed., 1989.
15. J. B. MacQueen, "Some methods for classification and analysis of multivariate observations," in Proceedings of 5-th Berkeley Symposium on Mathematical Statistics and Probability, 1967.
16. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macro-modeling algorithm," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 645-654, 1998.
17. H. Yu, L. He, and S. Tan, "Block structure preserving model reduction," in IEEE International Workshop on Behavioral Modeling and Simulation (BMAS), 2005.
18. H. Yu, Y. Shi, and L. He, "Fast analysis of structured power grid by triangularization based structure preserving model order reduction," in Proc. Design Automation Conf., 2006.