End-to-end error correction and online diagnosis for on-chip networks

Proceedings - International Test Conference

Volumn , Issue , 2011, Pages

  Shamshiri, Saeed ^a   Ghofrani, Amirali ^a   Cheng, Kwang Ting ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BURST ERRORS; DATA GATHERING; DEFECT DIAGNOSIS; ERROR CORRECTING CODE; ERROR CORRECTION CAPABILITY; ESCAPE RATE; EXPERIMENTAL STUDIES; HARMFUL EFFECTS; NETWORK LINKS; ON-CHIP NETWORKS; ON-LINE DIAGNOSIS;

RANDOM ERRORS; WIRE;

ERROR CORRECTION;

EID: 84857621446     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2011.6139156     Document Type: Conference Paper

References (37)

1. S.K. Moore, "Top 11 technologies of the decade; #5: Multicore CPUs", IEEE Spectrum, vol. 48, no. 1, pp. 40-42, Jan. 2011.
2. V. Agarwal, M.S. Hrishikesh, S.W. Keckler, and D. Burger, "Clock rate versus IPC: the end of the road for conventional microarchitecture," Proc. IEEE International Symposium on Computer Architecture (ISCA), pp. 248-259, 2000.
3. K. Olukotun and L. Hammond, "The future of microprocessors," ACM Queue Magazine, vol. 3, no. 7, Sep. 2005.
4. R. Kumar, D.M. Tullsen, N.P. Jouppi, and P. Ranganathan, "Heterogeneous chip multiprocessors,"IEEE Computer, vol. 38, no. 11, pp. 32-38, Nov. 2005.
5. D. Pham et al., "The design and implementation of a first-generation CELL processor - A multi-core SoC,"Proc. IEEE International Conference on Integrated Circuit and Technology, pp. 49-52, 2005.
6. S. Vangal et al., "An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS," Proc. IEEE Int. Solid-State Circuits Conference, pp. 98-99, 589, 2007.
7. NVIDIA Quadro FX 5600. http://www.nvidia.com/docs/IO/40049/quadro-fx- 5600-datasheet.pdf
8. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, pp. 70-78, 2002. (Pubitemid 34069383)
9. G. De Micheli and L. Benini, Networks on Chips. Morgan Kaufmann Publishers, 2006.
10. International Technology Roadmap for Semiconductors (I.T.R.S), 2009 Edition, Test and Test Equipment, 2009.
11. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, "Analysis of error recovery schemes for networks on chips," IEEE Design & Test of Computers, vol. 22, no. 5, pp. 434-442, 2005. (Pubitemid 41522731)
12. R. Marculescu, "Networks-on-chip: the quest for on-chip fault-tolerant communication," Proc. of the Symposium on VLSI, pp. 8-12, 2003.
13. T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-chip fault-tolerant communication," Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.
14. D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C.R. Das "Exploring fault-tolerant network-on-chip architectures," Proc. of the International Conference on Dependable Systems and Networks (DSN), pp. 93-104, June 2006.
15. T. Lehtonen, P. Liljeberg, and J. Plosila, "Self-timed NoC links using combinations of fault tolerance methods," Proc. IEEE Design Automation and Test in Europe, 2007.
16. M.C. Neuenhahn, D. Lemmer, H. Blume, and T.G. Noll, "Quantitative cost modeling of error protection for network-on-chip," Proc. ProRISK Workshop, pp. 331-337, 2007.
17. Y. Jiao, Y. Yang, M. He, M. Yang, and Y. Jiang, "Multi-path routing for mesh/torus-based NoCs,"Proc. IEEE Int. Conference on Information Technology, ITNG, pp. 734-742, 2007.
18. S. Shamshiri and K.-T. Cheng, "Yield and cost analysis of a reliable NoC," Proc. IEEE VLSI Test Symposium, pp. 173-178, 2009.
19. R. Naseer and J. Draper, "Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs," Proc. IEEE European Solid-State Circuits Conference (ESSCIRC), pp. 222-225, 2008.
20. R. Naseer and J. Draper, "DEC ECC design to improve memory reliability in sub-100nm technologies," Proc. IEEE International Conference on Electronics, Circuits and Systems, (ICECS), pp. 586-589, 2008.
21. M.A. Bajura et al., "Models and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs," IEEE Transactions on Nuclear Science, vol. 54, no. 4, pp. 935-945, 2007. (Pubitemid 47295054)
22. N.M. Abramson, "A class of systematic codes for non-independent errors," IRE Transactions on Information Theory, vol. IT-5, pp. 150-157, Dec. 1959.
23. S.H. Reiger, "Codes for the correction of clustered errors," IRE Transactions on Information Theory, pp 16-21, Mar. 1960.
24. E.N. Gilbert, "A problem in binary encoding," Proc. Applied Math Symposium, pp. 291-297, 1960.
25. I.S. Reed and G. Solomon, "Polynomial codes over certain finite fields," Journal of the Society for Industrial and Applied Mathematics, vol. 8, no. 2, pp. 300-304, June 1960.
26. R.M. Roth and G. Seroussi, "Reduced-redundancy product codes for burst error correction," in IEEE Transactions on Information Theory, vol. 44, no. 4, pp. 1395-1406, July 1998.
27. D. Raphaeli, "The burst error correcting capabilities of a simple array code," IEEE Transactions on Information Theory, vol. 51, no. 2, pp. 722-728, Feb. 2005. (Pubitemid 40211079)
28. M. Blaum, "A family of efficient burst-correcting array codes," IEEE Transactions on Information Theory, vol. 36, no. 3, pp. 671-675, May 1990. (Pubitemid 20713757)
29. P.G. Farrell, "A survey of array error control codes,"European Transactions on Telecommunications, vol. 3, no. 5, pp. 441-454, Sep.-Oct. 1992.
30. S. Shamshiri and K.-T. Cheng, "Error-locality-aware linear coding to correct multi-bit upsets in SRAMs,"Proc. IEEE International Test Conference (ITC), Nov. 2010.
31. C.W. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations," IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 397-404, Sep. 2005. (Pubitemid 43003059)
32. J. Maiz, S. Hareland, K. Zhang, and P. Armstrong, "Characterization of multi-bit soft error events in advanced SRAMs," Proc. IEEE International Electron Devices Meeting (IEDM), pp. 519-522, 2003.
33. D. Radaelli, H. Puchner, S. Wong, and S. Daniel, "Investigation of multi-bit upsets in a 150 nm technology SRAM device," IEEE Transactions on Nuclear Science, vol. 52, no. 6, pp. 2433-2437, Dec. 2005. (Pubitemid 43269622)
34. A. Kohler and M. Radetzki, "Fault-tolerant architecture and deflection routing for degradable NoC switches," Proc. ACM/IEEE International Symposium on Networks-on-Chip, pp. 22-31, May 2009.
35. P. Bogdan, T. Dumitras, and R. Marculescu, "Stochastic communication: A new paradigm for fault-tolerant networks-on-chip," Proc. VLSI Design, 2007.
36. M. Majer, C. Bobda, A. Ahmadinia, and J. Teich, "Packet routing in dynamically changing networks on chip," Proc. IEEE International Parallel and Distributed Processing Symposium, 2005.
37. S. Shamshiri and K.-T. Cheng, "Modeling yield, cost, and quality of an NoC with uniformly and nonuniformly distributed redundancy," Proc. IEEE VLSI Test Symposium (VTS), pp. 194-199, Apr. 2010.