Area efficiency of ADC architectures

2011 20th European Conference on Circuit Theory and Design, ECCTD 2011

Volumn , Issue , 2011, Pages 560-563

  Jonsson, Bengt E ^a  

^a ADMS Design AB ^*  (Sweden)

Author keywords

A D conversion; ADC; area efficiency

Indexed keywords

A/D-CONVERSION; ADC; ARCHITECTURE SELECTION; AREA EFFICIENCY; CMOS NODES; DIE AREA; EMPIRICAL DATA; EMPIRICAL DESIGN; NORMALIZED AREA; STRONG CORRELATION;

ANALOG TO DIGITAL CONVERSION; ARCHITECTURE; CIRCUIT THEORY; DESIGN; OPTIMIZATION;

EFFICIENCY;

EID: 80155200825     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2011.6043595     Document Type: Conference Paper

References (23)

1. F. Maloberti, F. Francesconi, P. Malcovati, and O. J. A. P. Nys, "Design considerations on low-voltage low-power data converters," IEEE Trans. Circuits and Systems, pt. I, vol. 42, no. 11, pp. 853-863, Nov. 1995.
2. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Selected Areas in Communications, no. 4, pp. 539-550, Apr. 1999.
3. K. G. Merkel, and A. L. Wilson, "A survey of high performance analog-to-digital converters for defense space applications," in Proc. IEEE Aerospace Conf., Big Sky, Montana, Mar. 2003, vol. 5, pp. 2415-2427.
4. B. Le, T. W. Rondeau, J. H. Reed, and C. W. Bostian, "Analog-to- digital converters [A review of the past, present, and future]," IEEE Signal Processing Magazine, pp. 69-77, Nov. 2005.
5. B. Murmann, "A/D converter trends: Power dissipation, scaling and digitally assisted architectures," Proc. of IEEE Custom Integrated Circ. Conf. (CICC), San Jose, California, USA, pp. 105-112, Sept., 2008.
6. T. Sundström, B. Murmann, and C. Svensson, "Power dissipation bounds for high-speed Nyquist analog-to-digital converters," IEEE Trans. Circuits and Systems, pt. I, vol. 56, no. 3, pp. 509-518, Mar. 2009.
7. B. E. Jonsson, "A survey of A/D-converter performance evolution,"Proc. of IEEE Int. Conf. Electronics Circ. Syst. (ICECS), Athens, Greece, pp. 768-771, Dec., 2010.
8. B. E. Jonsson, "On CMOS scaling and A/D-converter performance,"Proc. of NORCHIP, Tampere, Finland, pp. 1-4, Nov. 2010.
9. B. E. Jonsson, "An empirical approach to finding energy efficient ADC architectures," Proc. of 2011 IMEKO IWADC & IEEE ADC Forum, Orvieto, Italy, June 2011.
10. S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits and Systems, pt. II, vol. 39, no. 8, pp. 516-523, Aug. 1992.
11. C. S. Taillefer, and G. W. Roberts, "Delta-Sigma A/D Conversion Via Time-Mode Signal Processing," IEEE Trans. Circuit and Systems, Pt. I, Vol. 56, pp. 1908-1920, Sept., 2009.
12. Y. Chae, and G. Han, "A Low Power Sigma-Delta Modulator Using Class-C Inverter," Symp. VLSI Circ. Digest of Technical Papers, Kyoto, Japan, pp. 240-241, June, 2007.
13. T. Jiang, W. Liu, F. Y. Zhong, C. Zhong, P. Y. Chiang, "Single-Channel, 1.25-GS/s, 6-bit, Loop-Unrolled Asynchronous SAR-ADC in 40nm-CMOS," Proc. of IEEE Custom Integrated Circ. Conf. (CICC), San Jose, California, USA, pp. 1-4, Sept., 2010.
14. T. Sundström, C. Svensson, and A. Alvandpour, "A 2.4 GS/s, 4.9 ENOB at Nyquist, Single-channel Pipeline ADC in 65nm CMOS,"Proc. of Eur. Solid-State Circ. Conf. (ESSCIRC), Seville, Spain, pp. 370-373, Sept., 2010.
15. P. Harpe, C. Zhou, X. Wang, G. Dolmans, H. de Groot, "A 30fJ/Conversion-Step 8b 0-to-10MS/s Asynchronous SAR ADC in 90nm CMOS," Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 388-389, Feb., 2010.
16. D. B. Kasha, W. L. Lee, and A. Thomsen, "A 16 mW, 120 dB Linear Switched-Capacitor Delta-Sigma Modulator with Dynamic Biasing,"Proc. of Eur. Solid-State Circ. Conf. (ESSCIRC), The Hague, The Netherlands, pp. 160-163, Sept., 1998.
17. J. A. M. Järvinen, M. Saukoski, and K. A. I. Halonen, "A 12-Bit Ratio-Independent Algorithmic A/D Converter for a Capacitive Sensor Interface," IEEE Trans. Circuit and Systems, Pt. I, Vol. 55, pp. 730-740, Apr., 2008.
18. 2CMOS SAR ADC Achieving Over 90dB SFDR," Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 381-382, Feb., 2010.
19. C.-C. Liu, S.-J. Chang, G. Y. Huang, Y.-Z. Lin, C.-M. Huang, C.-H. Huang, L. Bu, and C.-C. Tsai, "A 10b 100MS/s 1.13mW SAR ADC with Binary-Scaled Error Compensation," Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 386-387, Feb., 2010.
20. R. Naiknaware, and T. Fiez, "142dB ΔΣ ADC with a 100nV LSB in a CMOS Process," Proc. of IEEE Custom Integrated Circ. Conf. (CICC), Orlando, USA, pp. 5-8, May, 2000.
21. Y.-J. Kim, H.-C. Choi, P.-S. Yoo, D.-S. Lee, J.-H. Choi, and S.-H. Lee, "A Low Offset Rail-to-Rail 12b 2MS/s 0.18μm CMOS Cyclic ADC,"Proc. of IEEE Asia Pacific Conf. Circ. and Syst. (APCCAS), Macao, pp. 17-20, Nov., 2008.
22. B. Verbruggen, J. Craninckx, M. Kujik, P. Wambacq, and G. Van der Plas, "A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS," Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 252-253, Feb., 2008.
23. H. Chung, A. Rylyakov, Z. T. Deniz, J. Bulzacchelli, G.-Y. Wei, and D. Friedman, "A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS," Symp. VLSI Circ. Digest of Technical Papers, Honolulu, USA, pp. 268-269, June, 2009.