On CMOS scaling and A/D-converter performance

28th Norchip Conference, NORCHIP 2010

Volumn , Issue , 2010, Pages

  Jonsson, Bengt E ^a  

^a ADMS Design AB ^*  (Sweden)

Author keywords

ADC; Analog digital conversion; CMOS; LTE; SoC; Telecommunication; VLSI technology; WCDMA

Indexed keywords

ADC; ANALOG-DIGITAL CONVERSION; CMOS; LTE; SOC; VLSI TECHNOLOGY; WCDMA;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; ELECTRIC CONVERTERS;

MOBILE TELECOMMUNICATION SYSTEMS;

EID: 78751554565     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NORCHIP.2010.5669483     Document Type: Conference Paper

References (22)

1. K. Bult, "Embedded analog-to-digital converters", Proc. of Eur. Solid-State Circ. Conf. (ESSCIRC), Athens, Greece, pp. 52-60, Sept., 2009.
2. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Selected Areas in Communications, no. 4, pp. 539-550, Apr. 1999.
3. B. Le, T. W. Rondeau, J. H. Reed, and C. W. Bostian, "Analog-to- digital converters [A review of the past, present, and future]," IEEE Signal Processing Magazine, pp. 69-77, Nov. 2005.
4. B. Murmann, "A/D converter trends: Power dissipation, scaling and digitally assisted architectures", Proc. of IEEE Custom Integrated Circ. Conf. (CICC), San Jose, California, USA, pp. 105-112, Sept., 2008.
5. B. E. Jonsson, "A survey of A/D-converter performance evolution", accepted for presentation, IEEE Int. Conf. Electronics Circ. Syst. (ICECS), Athens, Greece, Dec., 2010.
6. K. G. Merkel, and A. L. Wilson, "A survey of high performance analog-to-digital converters for defense space applications", in Proc. IEEE Aerospace Conf., Big Sky, Montana, Mar. 2003, vol. 5, pp. 2415-2427.
7. Y. Chiu, B. Nicolic, and P. R. Gray, "Scaling of analog-to-digital converters into ultra-deep-submicron CMOS," in Proc. Custom Integrated Circuits Conf., San Jose, Sept. 2005, pp. 375-382.
8. K. Uyttenhove, and M. S. J. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs", IEEE Trans. Circuits and Systems, pt. II, vol. 49, no. 4, pp. 280-287, Apr. 2002.
9. C. Svensson, S. Andersson, and P. Bogner, "On the power consumption of analog to digital converters", Proc. of NORCHIP, Linköping, Sweden, pp. 49-52, Nov., 2006.
10. J. Lee, "High-speed analog-to-digital converters in SiGe technologies", Proc. Compound Semicond. Int. Circ. Symp. (CSIC), Portland, Oregon, Oct., 2007.
11. A. Matsuzawa, "Technology trend of ADCs", IEEE Intl. Symp. VLSI Des. Autom. Test, Hsinchu, China, Apr. 2008.
12. T. Sundström, B. Murmann, and C. Svensson, "Power dissipation bounds for high-speed Nyquist analog-to-digital converters," IEEE Trans. Circuits and Systems, pt. I, vol. 56, no. 3, pp. 509-518, Mar. 2009.
13. System drivers, International Technology Review for Semiconductors, 2009 Update [Online]. Available: http://www.itrs.net
14. H. Van de Vel, B. Buter, H. van der Ploeg, M. Vertregt, G. Geelen, and E. Paulus, "A 1.2V 250mW 14b 100MS/s Digitally Calibrated Pipeline ADC in 90nm CMOS", Symp. VLSI Circ. Digest of Technical Papers, Honolulu, USA, pp. 74-75, June, 2008.
15. W. Sansen, "Analog design challenges in nanometer CMOS technologies", Proc. of IEEE Asian Solid-State Circ. Conf. (ASSCC), Jeju, Korea, pp. 5-9, Nov., 2007.
16. R. H. Walden, A. E. Schmitz, A. R. Kramer, L. E. Larson, and J. Paisecznick, "A deep-submicrometer analog-to-digital converter using focused-ion-beam implants", IEEE J. Solid-State Circuits, Vol. 25, pp. 562-571, Apr., 1990.
17. R. Brewer, J. Gorbold, P. Hurrell, C. Lyden, R. Maurino, and M. Vickery, "A 100dB SNR 2.5MS/s Output Data Rate ΣΔ ADC", Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 172-173, Feb., 2005.
18. C. P. Hurrell, C. Lyden, D. Laing, D. Hummerston, and M. Vickery, "An 18b 12.5MHz ADC with 93dB SNR", Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 378-379, Feb., 2010.
19. Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N. Ben-Hamida, D. Pollex, P. Schvan, and S.-C. Wang, "A 40GS/s 6b ADC in 65nm CMOS", Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 390-391, Feb., 2010.
20. A. M. A. Ali, C. Dillon, R. Sneed, A. S. Morgan, S. Bardsley, J. Kornblum, and L. Wu, "A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter", IEEE J. Solid-State Circuits, Vol. 41, pp. 1846-1855, Aug, 2006.
21. M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s chargere-distribution ADC", Proc. of IEEE Solid-State Circ. Conf. (ISSCC), San Francisco, California, pp. 244-245, Feb., 2008.
22. R. Naiknaware, and T. Fiez, "142dB ΣΔ ADC with a 100nV LSB in a 3V CMOS process", Proc. of IEEE Custom Integrated Circ. Conf. (CICC), Orlando, USA, pp. 5-8, May, 2000.