A 12-bit ratio-independent algorithmic A/D converter for a capacitive sensor interface

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 3, 2008, Pages 730-740

  Jarvinen, Jere A M ^a,b   Saukoski, Mikko ^a,c   Halonen, Kari A I ^a  

^a AALTO UNIVERSITY   (Finland)

^b TEXAS INSTRUMENTS   (United States)

^c ELMOS Semiconductor AG   (Germany)

Author keywords

Accelerometer; Algorithmic analog digital (A D) converter; Low power; Ratio independent; Sensor

Indexed keywords

ACCELEROMETERS; CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; ENERGY DISSIPATION; OPERATIONAL AMPLIFIERS; SENSORS; SIGNAL TO NOISE RATIO;

CAPACITIVE SENSOR; FLICKER NOISE; RATIO INDEPENDENT;

ANALOG TO DIGITAL CONVERSION;

EID: 44349103060     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.919749     Document Type: Conference Paper

References (26)

1. N. Verma and A. P. Chandrakasan, "A 25 μW 100 kS/s 12b ADC for wireless micro-sensor applications," in IEEE Int. Solid-Sate Circuits Conf. Dig. Tech. Papers, Feb. 5-9, 2006, pp. 822-823.
2. M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultralow-energy ADC for smart dust," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, Jul. 2003.
3. J. L. McCreary and P. R. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques - Part I," IEEE J. Solid-State Circuits, vol. SC-10, no. 6, pp. 371-379, Dec. 1975.
4. J. L. McCreary, "Matching properties, and voltage and temperature dependence of MOS capacitors," IEEE J. Solid-State Circuits, vol. SC-16, no. 6, pp. 608-616, Dec. 1981.
5. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," IEEE J. Soild-State Circuits, vol. SC-19, no. 6, pp. 828-836, Dec. 1984.
6. J. A. M. Järvinen, M. Saukoski, and K. Halonen, "A 12-bit 32 μW ratio-independent algorithmic ADC," in Symp. VLSI Circuits, Dig. Tech. Papers, Jun. 15-17, 2006, pp. 58-59.
7. J. A. M. Järvinen, M. Saukoski, and K. Halonen, "A 12-bit ratio-independent algorithmic ADC for a capacitive sensor interface," in Proc. IEEE Int. Symp. Circuits Syst., May 27-30, 2007, pp. 1713-1716.
8. M. Paavola, M. Kämäräinen, J. A. M. Järvinen, M. Saukoski, M. Laiho, and K. A. I. Halonen, "A 62 μA interface ASIC for a capacitive three axis microaccelerometer," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2651-2665, Dec. 2007.
9. M. Paavola, M. Kämäräinen, J. Järvinen, M. Saukoski, M. Laiho, and K. Halonen, "A 62 μA interface ASIC for a capacitive three axis microaccelerometer," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 11-15, 2007, pp. 318-319.
10. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996
11. R. H. McCharles, V. A. Saletore, W. C. Black, Jr., and D. A. Hodges, "An algorithmic analog-to-digital converter." in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1977, vol. XX, pp. 96-97.
12. C.-C. Shih and P. R. Gray, "Reference refreshing cyclic analog-to-digital and digital-to-analog converters, IEEE J. Solid-State Circuits, vol. SC-21, no. 4, pp. 544-554, Aug. 1986.
13. H. Onodera, T. Tateishi, and K. Tamaru, "A cyclic A/D converter that does not require ratio-matched components," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 152-158, Feb. 1988.
14. S.-Y. Chin and C.-Y. Wu, "A CMOS ratio-independent and gain-insensitive algorithmic analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1201-1207, Aug. 1996.
15. Z. Zheng, B. Min, U. Moon, and G. Temes, "Efficient error-cancelling algorithmic ADC," in Proc. IEEE Int. Symp. Circuits Syst., May 28-31, 2000, vol. 1, pp. 451-454.
16. A. Nagari and G. Nicollini, "A 2.7 V 350 μW 11-b algorithmic analogue-to-digital converter with single-ended multiplexed inputs," in Proc. IEEE Design, Automation and Test in Eur. Conf. Exhib., Feb. 16-20, 2004, pp. 76-81.
17. B. G. Lee and S. Yan, "A new ratio-independent A/D conversion techninque for high-resolution pipeline A/D converters," in Proc. IEEE Int. Symp. Circuits Syst., May 23-26, 2005, vol. 3, pp. 1960-1963.
18. P. Quinn and M. Pribytko, "Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 μm CMOS," in Proc. IEEE Custom Integrated Circuits Conference, Sep. 21-24, 2003, pp. 425-428.
19. A. Yukawa, "A CMOS 8-bit high-speed A/D converter IC," IEEE J. Solid-State Circuits, vol. SC20, no. 3, pp. 775-779, Jun. 1985.
20. B.-M. Min, P. Kim, F. W. Bowman, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2031-2039, Dec. 2003.
21. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
22. R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, "Design-oriented estimation of thermal noise in switched-capacitor circuits," IEEE Transactions on Circuits Syst. - I, vol. 52, no. 11, pp. 2358-2368, Nov. 2005.
23. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 2002.
24. R. Harjani, R. Heineke, and F. Wang, "An integrated low-voltage Class-AB CMOS OTA," IEEE J. Solid-State Circuits, vol. 34, no. 2, pp. 134-142, Feb. 1999.
25. T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 523-527, Apr. 1993.
26. M. J. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.