A roadmap for Autonomous Fault-Tolerant Systems

2010 Conference on Design and Architectures for Signal and Image Processing, DASIP2010

Volumn , Issue , 2010, Pages 311-321

  Iturbe, X ^a,b   Benkrid, K ^a   Arslan, T ^a   Martinez, I ^b   Azkarate, M ^b   Santambrogio, M D ^c,d  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b IK4 IKERLAN   (Spain)

^c POLITECNICO DI MILANO   (Italy)

^d MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Fault Tolerance; Hardware virtualization; Module relocation; Online routing; Partially reconfigurable systems; Runtime reconfiguration

Indexed keywords

COMMERCIAL APPLICATIONS; CURRENT TECHNOLOGY; FAULT-TOLERANT SYSTEMS; FUTURE TRENDS; HARDWARE PLATFORM; ITS ARCHITECTURE; MODULE RELOCATION; ON-THE-FLY; ONLINE ROUTING; PARTIALLY RECONFIGURABLE SYSTEMS; RANDOM FAULTS; RE-CONFIGURABLE; REAL TIME OPERATING SYSTEM; RESEARCH EFFORTS; ROADMAP; RUNTIME RECONFIGURATION; SILICON SUBSTRATES; TECHNOLOGICAL LEVEL;

ADAPTIVE SYSTEMS; ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; IMAGE PROCESSING; IMAGING SYSTEMS; NETWORK ARCHITECTURE; ONLINE SYSTEMS; RECONFIGURABLE HARDWARE; STRUCTURAL DESIGN;

QUALITY ASSURANCE;

EID: 79952354241     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DASIP.2010.5706281     Document Type: Conference Paper

References (50)

1. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," IEEE Micro, vol. 23, no. 4, 2003.
2. A. Avizienis, "Design of fault-tolerant computers," Fall Joint Computer Conference, 1967.
3. J. Becker and M Hubner, "Run-time reconfigurabilility and other future trends," Annual Symposium on Integrated Circuits and Systems Design, 2006.
4. D. Bradley, C. Ortega-Sanchez, and A. Tyrrell, "Embryonics+ immunotronics: a bio-inspired approach to fault tolerance," NASA/DoD Workshop on Evolvable Hardware, 2000.
5. G. Tempesti, D. Mange, P.A. Mudry, J. Rossier, and A. Stauffer, "Self-replicating hardware for reliability: The embryonics project," ACM Journal on Emerging Technologies in Computing Systems, vol. 3, no. 2, 2007.
6. J. M. Moreno, Y. Thoma, and E. Sanchez, "POEtic: A prototyping platform for bio-inspired hardware," Evolvable Systems: From Biology to Hardware (LNCS), 2005.
7. P. A. Mudry, F. Vannel, G. Tempesti, and D. Mange, "CONFETTI : A reconfigurable hardware platform for prototyping cellular architectures," International Parallel and Distributed Processing Symposium, 2007.
8. L. D. Paulson, "IBM begins autonomic computing project," IEEE Computer, vol. 35, no. 2, 2002.
9. N. Steiner and P. Athanas, "Hardware autonomy and space systems," IEEE Aerospace Conference, 2009.
10. A. Avizienis, "An immune system paradigm for the design of fault tolerant systems," European Dependable Computing Conference, 2002.
11. M. Gokhale, "RAW keynote 1: The outer limits: Reconfigurable computing in space and in orbit," International Parallel and Distributed Processing Symposium, 2006.
12. XuWeifeng, R. Ramanarayanan, and R. Tessier, "Adaptive fault recovery for networked reconfigurable systems," Annual Symposiumon Field-Programmable Custom Computing Machines, 2003.
13. C. Carmichael, E. Fuller, P. Blain, M. Caffrey, and H. Bogrow, "SEU mitigation techniques for Virtex FPGAs in space applications," Military and Aerospace Programmable Logic Devices InternationalConference, 1999.
14. M. Surratt, H. H. Loomis, A. A. Ross, and R. Duren, "Challenges of remote FPGA configuration for space applications," IEEE Aerospace Conference, 2005.
15. X. Iturbe,M. Azkarate, I. Martinez, J. Perez, and A. Astarloa, "A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs," International Conference on Field Programmable Logic and Applications, 2009.
16. W. Huang and E. J. McCluskey, "Column-based precompiled configuration techniques for FPGA," Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001.
17. K. Paulsson, M. Hubner, and J. Becker, "Strategies to online failure recovery in self-adaptive systems based on dynamic and partial reconfiguration," NASA/ESA Conference on Adaptive Hardware and Systems, 2006.
18. D. P. Montminy, R. O. Baldwin, P. D. Williams, and B. E. Mullins, "Using relocatable bitstreams for fault tolerance," NASA/ESA Conference on Adaptive Hardware and Systems, 2007.
19. J.B Note and E. Rannaud, "From the bitstream to the netlist," International ACM/SIGDA Symposiumon Field Programmable Gate Arrays, 2008.
20. K. Kepa, M. Morgan, K. Kociuszkiewicz, L. Braun, M Hubner, and J. Becker, "FPGA analysis tool: Highlevel flows for low-level design analysis in reconfigurable computing," International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, vol. 5453, 2009.
21. S. Kubisch, R. Hecht, and D. Timmermann, "Design flow on a chip - an evolvable HW/SW platform," International Conference on Autonomic Computing, 2005.
22. A. Upegui and E. Sanchez, "Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs," Conference on Adaptive Hardware and Systems, 2006.
23. J. Suris, C. Patterson, and P. Athanas, "An efficient runtime router for connecting modules in FPGAs," International Conference on Field Programmable Logic and Applications, 2008.
24. S.A. Guccione, D. Levi, and P. Sundarajan, "JBits: A Java-based interface for reconfigurable computing," Military and Aerospace Programmable Logic Devices International Conference, 1999.
25. S. Singh and P. James-Roxby, "Lava and JBits: From HDL to bitstream in seconds," Annual Symposium on Field-Programmable Custom Computing Machines, 2001.
26. P. Sundarajan and S.A. Guccione, "Run-time defect tolerance using JBits," International Symposium on Field Programmable Gate Arrays, 2001.
27. M. Garvie and A. Thompson, "Scrubbing away transients and jiggling around the permanent: Long survival of FPGA systems through evolutionary self-repair," International On-Line Testing Symposium, 2004.
28. G. V. Larchev and J. D. Lohn, "Evolutionary based techniques for fault tolerant FPGAs," International Conference on Space Mission Challenges for Information Technology, 2006.
29. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght, "Modular dynamic reconfiguration in Virtex FPGAs," IEE Proceedings: Computers and Digital Techniques, vol. 153, no. 3, 2006.
30. Heiko Kalte and Mario Porrmann, "REPLICA2Pro: task relocation by bitstream manipulation in Virtex-II/Pro FPGAs," Conference on Computing Frontiers, 2006.
31. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, "Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs," International Conference on Field Programmable Logic and Applications, 2006.
32. A. Flynn, A. Gordon-Ross, and A. D. George, "Bitstream relocation with local clock domains for partially reconfigurable FPGAs," Design, Automation and Test in Europe Conference and Exhibition, 2009.
33. T. Becker, W. Luk, and P. Cheung, "Enhancing relocatability of partial bitstreams for run-time reconfiguration," Annual Symposium on Field-Programmable Custom Computing Machines, 2007.
34. M. Koester, W. Luk, J. Hagemeyer, and M. Porrmann, "Design optimizations to improve placeability of partial reconfiguration modules," Design, Automation and Test in Europe Conference and Exhibition, 2009.
35. Xilinx, "Two flows for partial reconfiguration: Module based or small bit manipulation," XAPP290, 2004.
36. B. Jackson, "Partial reconfiguration design with Planahead," Xilinx, 2008.
37. Xilinx, "Early access partial reconfiguration user guide," UG208, 2008.
38. J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann, "Design of homogeneous communication infrastructures for partially reconfigurable FPGAs," International Conference on Engineering of Reconfigurable Systems and Algorithms, 2007.
39. M. L. Silva and J. C. Ferreira, "Generation of partial FPGA configurations at run-time," International Conference on Field Programmable Logic and Applications, 2008.
40. M. Hubner, C. Schuck, and J. Becker, "Elementary block based 2-Dimensional dynamic and partial reconfiguration for Virtex-II FPGAs," International Parallel and Distributed Processing Symposium, 2006.
41. H. Shayani, P. Bentley, and A. Tyrrell, "A cellular structure for online routing of digital spiking neuron axons and dendrites on FPGAs," International Conference on Evolvable Systems: From Biology to Hardware, 2008.
42. J. Heiner, N. Collins, and M. Withlin, "Fault tolerant ICAP controller for high-reliable internal scrubbing," IEEE Aerospace Conference, 2008.
43. C. Schuck, B. Haetzer, and J. Becker, "An interface for a decentralized 2D-reconfiguration on Xilinx Virtex-FPGAs for organic computing," International Journal of Reconfigurable Computing, 2009.
44. J. Suris, M. Shelburne, C. Patterson, P. Athanas, J. Bowen, T. Dunham, and J. Rice, "Untethered onthe-fly radio assembly with wires-on-demand, " National Aerospace and Electronics Conference, 2008.
45. D. S. Herrmann, "Software safety and reliability: Techniques, approaches, and standards of key industrial sectors," Wiley-IEEE Computer Society Press, 2000.
46. G. Brebner, "A virtual hardware operating system for the Xilinx XC6200," InternationalConference on Field Programmable Logic and Applications, 1996.
47. X. Iturbe, K. Benkrid, T. Arslan, A. T. Erdogan, M. Azkarate, I. Martinez, and A. Perez, "R3TOS: A reliable reconfigurable real-time operating system," NASA/ESA Conference on Adaptive Hardware and Systems, 2010.
48. X. Iturbe, K. Benkrid, T Arslan, I. Martinez, and M. Azkarate, "ATB: Area-time response balancing algorithm for scheduling real-time hardware tasks," International Conference on Field Programmable Technology, 2010.
49. C. Steiger, H. Walder, and M. Platzner, "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks," IEEE Transactions on Computers, vol. 53, no. 11, 2004.
50. R. Pellizzoni and M. Caccamo, "Real-time management of hardware and software tasks for FPGA-based embedded systems," IEEE Transactions on Computers, vol. 56, no. 12, 2007.