Enhancing relocatability of partial bitstreams for run-time reconfiguration

Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007

Volumn , Issue , 2007, Pages 35-44

  Becker, Tobias ^a   Luk, Wayne ^a   Cheung, Peter Y K ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY SEQUENCES; COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SOFTWARE PROTOTYPING; SOFTWARE RADIO;

BITSTREAMS; COMPILE TIME; RECONFIGURABLE; RUN TIME RECONFIGURATION; SOFTWARE-DEFINED RADIOS; TARGET REGIONS;

RECONFIGURABLE HARDWARE;

EID: 47349102172     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2007.51     Document Type: Conference Paper

References (20)

1. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, and P. Sundararajan. A self-reconfiguring platform. In Field-Programmable Logic and Applications, LNCS 2778, pages 565-574. Springer, 2003.
2. G. Brebner. A virtual hardware operating system for the Xilinx XC6200. In Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers (FPL'96), pages 327-336. Springer-Verlag, 1996.
3. E. Horta and J. W. Lockwood. PARBIT: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Technical Report WUCS-01-13, Washington University, Department of Computer Science, 2001.
4. M. Hübner, T. Becker, and J. Becker. Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration. In 1Proceedings of the 17th Symposium on Integrated Circuits and Systems Design (SBCCI), pages 28-32. ACM Press, 2004.
5. H. Kalte, G. Lee, M. Porrmann, and U. Rückert. REPLICA: A bitstream manipulation filter for module relocation in partial reconfigurable systems. In 19th International Parallel and Distributed Processing Symposium. IEEE Computer Society, 2005.
6. H. Kalte and M. Porrmann. REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II/Pro FPGAs. In CF '06: Proceedings of the 3rd conference on Computing frontiers, pages 403-412. ACM Press, 2006.
7. J. Liang, R. Tessier, and D. Goeckel. A dynamically-reconfigurable, power-efficient turbo decoder. In Field-Programmable Custom Computing Machines. IEEE Computer Society Press, 2004.
8. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford. Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration on Xilinx FPGAs. In Field Programmable Logic and Applications, pages 12-17. IEEE, 2006.
9. J. Mignolet, V. Nollet, P. Coene, D. Verkest, and V. Lauwreins. Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In Design, Automation and Test in Europe (DATE), pages 986-991. IEEE Computer Society, 2003.
10. N. P. Sedcole, P. Y. K. Cheung, G. A. Constantinides, and W. Luk. A reconfigurable platform for real-time embedded video image processing. In Field-Programmable Logic and Applications, LNCS 2778, pages 606 - 615. Springer, 2003.
11. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in Virtex FP-GAs. IEE Proceedings Computers and Digital Techniques, 153(3):157-164, 2006.
12. H. Styles and W. Luk. Compilation and management of phase-optimized reconfigurable systems. In Field-Programmable Logic and Applications, pages 311-316. IEEE, 2005.
13. R. Tessier, S. Swaminathan, R. Ramaswamy, D. Goeckel, and W. Burleson. A reconfigurable, power-efficient adaptive Viterbi decoder. IEEE Transactions on VLSI Systems, 13(4):484-488, 2005.
14. M.Wirthlin and B. Hutchings. Improving functional density using run-time circuit reconfiguration. IEEE Transactions on VLSI Systems, 6(2):247-256, 1998.
15. Xilinx. MicroBlaze Microcontroller Reference Design User Guide v1.5, September 2005.
16. Xilinx. PowerPC 405 Processor Block Reference Guide, July 2005.
17. Xilinx Inc. Xilinx Logic Core: OPB HWICAP v1.3, March 2004.
18. Xilinx Inc. Virtex-5 Configuration Guide v2.1, October 2006.
19. Xilinx Inc. Virtex-4 Configuration Guide v1.5, January 2007.
20. Xilinx Inc. Virtex-5 Family Platfrom Overview LX and LXT Platforms v2.2, January 2007.