ATB: Area-time response balancing algorithm for scheduling real-time hardware tasks

Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10

Volumn , Issue , 2010, Pages 224-232

  Iturbe, Xabier ^a,b   Benkrid, Khaled ^a   Arslan, Tughrul ^a   Martinez, Imanol ^b   Azkarate, Mikel ^b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b IK4 IKERLAN   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BALANCING ALGORITHMS; EARLIEST DEADLINE FIRST ALGORITHM; NOVEL SCHEDULING ALGORITHMS; RE-CONFIGURABLE; REAL TIME CONSTRAINTS; REAL TIME OPERATING SYSTEM; REAL-TIME HARDWARE; SIMULATION RESULT; TIME RESPONSE;

COMPUTER OPERATING SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SCHEDULING ALGORITHMS;

RECONFIGURABLE HARDWARE;

EID: 79551547039     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2010.5681494     Document Type: Conference Paper

References (19)

1. R. Hartenstein, "New horizons of very high performance computing (VHPC): Hurdles and chances, " International Parallel and Distributed Processing Symposium, 2006.
2. C. Constantinescu, "Trends and challenges in VLSI circuit reliability, " IEEE Micro Journal, vol. 23, no. 4, pp. 14-19, 2003.
3. D. P. Montminy, R. O. Baldwin, P. D. Williams, and B. E. Mullins, "Using relocatable bitstreams for fault tolerance, " NASA/ESA Conference on Adaptive Hardware and Systems, pp. 701-708, 2007.
4. G. Brebner, "A virtual hardware operating system for the Xilinx XC6200, " International Conference on Field Programmable Logic and Applications, pp. 327-336, 1996.
5. X. Iturbe, K. Benkrid, A. T. Erdogan, T. Arslan, M. Azkarate, I. Martinez, and A. Perez, "R3TOS: A reliable reconfigurable real-time operating system, " NASA/ESA Conference on Adaptive Hardware and Systems, 2010.
6. Xilinx, "Virtex-4 FPGA configuration user guide, " UG071, 2009.
7. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, "Run-time partial reconfiguration speed investigation and architectural design space exploration, " International Conference on Field Programmable Logic and Applications, 2009.
8. Y. Lu, T. Marconi, K. Bertels, and G. Gaydadjiev, "Online task scheduling for the FPGA-based partially reconfigurable systems, " Reconfigurable Computing: Architectures, Tools and Applications, 2009.
9. J. Resano and D. Mozos, "Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware, " Annual Design Automation Conference, pp. 119-124, 2004.
10. S. Srinivasan, P. Mangalagiri, Y. Xie, N. Vijaykrishnan, and K. Sarpatwari, "FLAW: FPGA lifetime awareness, " Annual Design Automation Conference, pp. 630-635, 2006.
11. Xilinx, "Device reliability report, second quarter 2009, " UG116, 2009.
12. E. A. Stott, J. S. Wong, P. Sedcole, and P. Y. Cheung, "Degradation in FPGAs: measurement and modelling, " ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 229-238, 2010.
13. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment, " Journal of ACM, vol. 20, no. 1, pp. 46-61, 1973.
14. K. Danne and M. Platzner, "A heuristic approach to schedule periodic real-time tasks on reconfigurable hardware, " in International Conference on Field Programmable Logic and Applications, 2005.
15. K. Danne and M. Platzner, "Periodic real-time scheduling for FPGA computers, " International Workshop on Intelligent Solutions in Embedded Systems, vol. 2005, pp. 117-127, 2005.
16. K. Danne and M. Platzner, "An EDF schedulability test for periodic tasks on reconfigurable hardware devices, " ACM Conference on Languages, Compilers, and Tools for Embedded Systems Conference, vol. 41, no. 7, 2006.
17. F. Dittmann and S. Frank, "Hard real-time reconfiguration port scheduling, " Design, Automation and Test in Europe Conference and Exhibition, pp. 123-128, 2007.
18. H. Miaoqing, H. Simmler, O. Serres, and T. El-Ghazawi, "RDMS: A hardware task scheduling algorithm for reconfigurable computing, " International Symposium on Parallel and Distributed Processing, 2009.
19. S. Fekete, E. Kohler, and J. Teich, "Optimal FPGA module placement with temporal precedence constraints, " Conference on Design, Automation and Test in Europe, pp. 658-665, 2001.