R3TOS: A reliable Reconfigurable Real-Time Operating System

2010 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2010

Volumn , Issue , 2010, Pages 99-104

  Iturbe, Xabier ^a,b   Benkrid, Khaled ^a   Erdogan, Ahmet T ^a   Arslan, Tughrul ^a   Azkarate, Mikel ^b   Martinez, Imanol ^b   Perez, Antonio ^b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b IK4 IKERLAN   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ENGINEERING COMMUNITY; FAULT REMOVAL; HARDWARE MULTITASKING; RE-CONFIGURABLE; REAL TIME OPERATING SYSTEM; RECONFIGURABLE FPGA; RUNTIMES; SPECIALIZED HARDWARE;

COMPUTER OPERATING SYSTEMS; REAL TIME SYSTEMS;

RECONFIGURABLE HARDWARE;

EID: 77956949185     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2010.5546274     Document Type: Conference Paper

References (16)

1. Xilinx Inc. "Early access partial reconfiguration user guide". UG208, 2008.
2. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford. "Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs". Proc. of the International Conference on Field Porgrammable Logic and Applications, pages 1-6, 2006.
3. S. Borkar. "Thousand core chips: a technology perspective". Proc. of the Design Automation Conference, pages 746-749,2007.
4. G. J. Brebner. "A virtual hardware operating system for the Xilinx XC6200". Proc. ofthe International Conference on Field Programmable Logic and Applications, pages 327-336,1996.
5. H. Kopetz, A. Damm, C. Koza, M. Mulazzani, W. Schwabl, C. Senft, and R. Zainlinger. "Distributed fault-tolerant real-time systems: the mars approach". IEEE Microelectronics Journal, 9(1):25-40,1989.
6. R. Obermaisser, C. El Salloum, B. Huber, and H. Kopetz. "The time-triggered System-on-a-Chip architecture". Proc. of the IEEE International Symposium on Industrial Electronics, pages 1941-1947, 2008.
7. D. P. Montminy, R. O. Baldwin, P. D. Williams, and B. E. Mullins. "Using relocatable bitstreams for fault tolerance". Proc. of the NASA/ESA Conference on Adaptive Hardware and Systems, pages 701-708, 2007.
8. M. Berg, C. Poivey, D. Petrick, D. Espinosa, A. Lesea, K.A. LaBel, M. Friendlich, H. Kim, and A. Phan. "Effectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design, test, and analysis". IEEE Transactions on Nuclear Science, 55(4):2259-2266,2008.
9. IEC-61508. "Functional safety of electrical / electronic / programmable electronic safety-related systems". 1st Edition, 1998.
10. A. Avizienis. "An immune system paradigm for the design of fault tolerant systems". Proc. of the European Dependable Computing Conference on Dependable Computing, pages 81-83, 2002.
11. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. "Modular dynamic reconfiguration in Virtex FPGAs". IEE Proc. on Computers and Digital Techniques, 153(3):157-164,2006.
12. B. Ahmad, A. T. Erdogan, and S. Khawam. "Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC". Proc. of the NASA/ESA Conference on Adaptive Hardware and Systems, pages 405-411, 2006.
13. B. Osterloh, H. Michalik, and B. Fiethe. "SoCWire: A robust and fault tolerant Network-on-Chip approach for a dynamic reconfigurable System-on-Chip in FPGAs". Proc. ofthe International Conference on Architecture of Computing Systems, pages 50-59, 2009.
14. A.L. Hopkins, T.B. Smith, and J.H. Lala. "FTMP: A highly reliable fault-tolerant multiprocessor for aircraft control". Proc. of the IEEE, 66(10):1221-1239, 1978.
15. C. Schuck, B. Haetzer, and J. Becker. "An interface for a decentralized 2-D reconfiguration on Xilinx Virtex FPGAs for organic computing". International Journal of Reconfigurable Computing, 2009.
16. J. Heiner, N. Collins, andM. Withlin. "Fault tolerant ICAP controller for high-reliable internal scrubbing". Proc. ofthe IEEE Aerospace Conference, pages 1-10, 2008.