POEtic: A prototyping platform for bio-inspired hardware

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3637 LNCS, Issue , 2005, Pages 177-187

  Moreno, J Manuel ^a   Thoma, Yann ^b   Sanchez, Eduardo ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING; SOFTWARE PROTOTYPING;

BIO-INSPIRED HARDWARE; HARDWARE PLATFORM; RISC MICROPROCESSOR;

COMPUTER HARDWARE;

EID: 33646006419     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11549703_17     Document Type: Conference Paper

References (12)

1. Vinger, K.A., Torresen, J.: Implementing evolution of FIR-filters efficiently in an FPGA. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (2003) 26-29
2. Haddow, P.C., Tufte, G.: Bridging the Genotype-Phenotype Mapping for Digital FPGAs. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (2001) 109-115
3. Sekanina, L: Virtual reconfigurable Circuits for Real-World Applications of Evolvable Hardware. Evolvable Systems: From Biology to hardware. Lecture Notes in Computer Science, Vol. 2606. Springer-Verlag, Berlin Heidelberg New York (2003) 186-197
4. Sekanina, L., Friedl, S.: On Routine Implementation of Virtual Evolvable Devices Using COMBO6. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (2004) 63-70
5. Macias, N.J.: The PIG Paradigm: The design and Use of a Massively Parallel Fine Grained Self-Reconfigurable Infinitely Scalable Architecture. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (1999) 175-180
6. Macias, N.J, Durbeck, L.J.K.: Self-assembling Circuits with Autonomous Fault Handling. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (2002) 46-55
7. Ullmann, M., Hübner, M., Grim, B., Becker, J.: On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities. Field Programmable Logic and Applications. Lecture Notes in Computer Science, Vol. 3203. Springer-Verlag, Berlin Heidelberg New York (2003) 454-463
8. Bartosinski, R., Danek, M., Honzik, P., Matousck, R.: Dynamic Reconfiguration in FPGA-based SoC designs. Proceedings of the 2005 ACM/SIGDA 13th international Symposium on Field-programmable gate arrays (2005) 274
9. Tyrrell, A.M., Sanchez, E., Floreano, D., Tempesti, G., Mange, D., Moreno, J.M., Rosenberg, J., Villa, A.E.P.: POEtic Tissue: An Integrated Architecture for Bio-Inspired Hardware. Evolvable Systems: From Biology to Hardware. Lecture Notes in Computer Science, Vol. 2606. Springer-Verlag, Berlin Heidelberg New York (2003)129-140
10. ARM. Amba specification, rev 2.0. advanced risc machines ltd (arm). http://www.arm.com/armtech/amba_spec (1999)
11. 1. Lee. C.Y.: An algorithm for path connections and its applications. IRE Transactions on Electronic Computers, Vol EC-10:3 (1961) 346-365
12. Moreno, J.M., Sanchez, E., Cabestany, J: An in-system routing strategy for evolvable hardware programmable platforms. Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society (1999) 157-166