Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAS

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 12-17

  Lysaght, Patrick ^a   Blodget, Brandon ^a   Mason, Jeff ^a   Young, Jay ^a   Bridgford, Brendan ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DYNAMIC MODELS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; INTELLIGENT ROBOTS; INTERCONNECTION NETWORKS; NETWORK ARCHITECTURE; TOOLS;

CAD TOOLS; DESIGN METHODOLOGIES; DYNAMIC MODULES; DYNAMIC RECONFIGURATIONS; FIELD PROGRAMMABLE LOGIC (FPL); INTERNATIONAL CONFERENCES; IP CORES; NEW DESIGN; NEW TOOLS; RECONFIGURABLE DESIGNS; STATIC AND DYNAMIC; STATIC DESIGNS; VIRTEX 4; VIRTEX II;

ARCHITECTURAL DESIGN;

EID: 34548059402     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311188     Document Type: Conference Paper

References (15)

1. S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA. In Proc. 5th IEEE Symp. on Field-Programmable Custom Computing Machines 1997, pp. 22-28.
2. Y. Adachi, K. Ishikawa, S. Tsutsumi, and H. Amano, "An implementation of the Rijndael on Async-WASMII", International Conference on Field-Programmable Technology (FPT), 2003. 15-17 Dec. 2003, pp. 44 - 51.
3. J. Becker, M. Huebner, and M. Ullmann, "Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations", 16th Symposium on Integrated Circuits and Systems Design, (SBCCI), 8-11 Sept. 2003, pp. 283 - 288.
4. J. Emmert, C. Stroud, B. Skaggs, and M. Abramovici, "Dynamic fault tolerance in FPGAs via partial reconfiguration", Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on, 17-19 April 2000, pp. 165-174.
5. th International 26-30 April 2004.
6. K. Bondalapati, and V. K. Prasanna, "Reconfigurable computing systems", Proceedings of the IEEE Volume 90, Issue 7, July 2002, pp. 1201-1217.
7. S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, amd E. M. Panainte, "The MOLEN polymorphic processor", IEEE Transactions on Computers, Volume 53, Issue 11, Nov. 2004, pp.1363 - 1375.
8. S. Lopez-Buedo, J. Garrido, E. Boemo, "Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems", IEEE Transactions on Components and Packaging Technologies, Volume 25, Issue 4, Dec. 2002, pp. 561-566.
9. S. Guccione, D. Levi, and P. Sundararajan, "JBits: Java-based interface for reconfigurable computing", Proc. Conf. on Military and Aerospace Application of Programmable Devices and Technology, 1999.
10. K. Nasi, T. Karouhalis, M. Danek, and Z. Pohl, Z. "FIGARO - an automatic tool flow for designs with dynamic reconfiguration", Field Programmable Logic and Applications, 2005. International Conference on, 24-26 Aug. 2005, pp. 590 - 593.
11. "Two Flows for Partial Reconfiguration: Module Based or Difference Based", Xilinx Application Note XAPP290, version 1.1, Xilinx, Inc. (2003).
12. "Two Flows for Partial Reconfiguration: Module Based or Difference Based", Xilinx Application Note XAPP290 (V1.2), ww.xilinx.com/bvdocs/ appnotes/xapp290.pdf, Sept. 9, 2004.
13. B. Blodget, S. McMillan and P. Lysaght, "A lightweight approach for embedded reconfiguration of FPGAs", Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 399 - 400.
14. J. Becker, M. Huebner, M. Ullmann, "Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost optimized Virtex FPGA Realizations", Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Darmstadt, Germany, December 1 -3 2003, pp. 129-134.
15. M. Hübner, M. Ullmann, L. Braun, A. Klausmann, J.Becker, "Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems", Proceedings of the 14th International Conference on Field Programmable Logic and Application (FPL'04), 2004, August, Springer, pp. 1037-1041.