Using relocatable bitstreams for fault tolerance

Proceedings - 2007 NASA/ESA Conference on Adaptive Hardware and Systems, AHS-2007

Volumn , Issue , 2007, Pages 701-708

  Montminy, David P ^a   Baldwin, Rusty O ^a   Williams, Paul D ^a   Mullins, Barry E ^a  

^a AIR FORCE INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PROGRAM TRANSLATORS; QUALITY ASSURANCE;

BIT STREAMS;

RELIABILITY;

EID: 50949103112     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2007.108     Document Type: Conference Paper

References (19)

1. Xilinx, "Virtex-II Pro and Virtex-II Pro X FPGA User Guide," UG012, 2005. http://www.xilinx.com .
2. Xilinx, "OPB HWICAP," DS 280 (v1.3), 2004. http://www.xilinx.com .
3. Xilinx, "Virtex-4 Configuration Guide," UG 071 (v1.1), 2004. http://www.xilinx.com .
4. Xilinx, "Two Flows for Partial Reconfiguration: Module Based or Difference Based," XAPP290, 2004. http://www.xilinx.com .
5. Xilinx, "Early Access Partial Reconfiguration User Guide For ISE 8.1.01i," UG208, no. UG208, 2006. http://www.xilinx.com .
6. E. Carvalho, N. Calazans, F. Moraes, and D. Mesquita, "Reconfiguration Control for Dynamically Reconfigurable Systems," in Proceedings of Conference On Design of Circuits and Integrated Systems (DCIS), pp. 405-410, 2004.
7. Y. Krasteva, A. Jimeno, E. de la Torre, and T. Riesgo, "Straight Method for Reallocation of Complex Cores by Dynamic Reconfiguration in Virtex II FPGAs," The 16th IEEE International Workshop on Rapid System Prototyping, pp. 77-83, 2005.
8. S. Guccione, D. Levi, and P. Sundararajan, "JBits: A Java-based interface for reconfigurable computing," 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD)., 1999.
9. A. Upegui and E. Sanchez, "Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs," Sept. 2005.
10. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, and P. Sundararajan, "A Self-reconfiguring Platform," in Lecture Notes in Computer Science, vol. 2778, pp. 565-574, September 2003.
11. E. Horta and J. Lockwood, PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays. Department of Computer Science, Applied Research Lab, Washington University, Tech Rep. WUSC-01-13 ed., July 2001.
12. D. Mesquita, F. Moraes, J. Palma, L. Möller, and N. Calazans, "Remote and Partial Reconfiguration of FPGAs: tools and trends," Proceedings of the 17th Parallel and Distributed Processing Symposium (IPDPS03), pp. 1-8, 2003.
13. J. Xu, P. Si, W. Huang, and F. Lombardi, "A novel fault tolerant approach for SRAM-based FPGAs," in Dependable Computing, 1999. Proceedings. 1999 Pacific Rim International Symposium on, pp. 40-44, 1999.
14. J. Lach, W. Mangione-Smith, and M. Potkonjak, "Algorithms for efficient runtime fault recovery on diverse FPGA architectures," in DFT '99. International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 386-394, 1999.
15. M. Gericota, G. Alves, and J. Ferreira, "Robust Configurable System Design with Built-In Self-Healing," in Conference on Design of Circuits and Integrated Systems, pp. 1-6, 2005.
16. W.-J. Huang and E. McCluskey, "Column-Based Precompiled Configuration Techniques for FPGA," The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01), pp. 137-146, 2001.
17. H. Kalte and M. Porrmann, "REPLICA2Pro: task relocation by bitstream manipulation in Virtex-II/Pro FPGAs," Proceedings of the 3rd conference on Computing frontiers, pp. 403-412, 2006.
18. D. Montminy, "Using relocatable bitstream for fault tolerance," Master's thesis, Air Force Institute of Technology, 2007.
19. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght, "Modular dynamic reconfiguration in Virtex FPGAs," IEE Proceedings Computers and Digital Techniques, vol. 153, no. 3, pp. 157-164, 2006.