A 2.4 GHz wideband open-loop GFSK transmitter with phase quantization noise cancellation

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 3, 2011, Pages 615-626

  Su, Pin En ^a   Pamarti, Sudhakar ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Angle modulation; frequency shift keying; out phasing transmitter; phase modulation; polar transmitter; wireless transmitter

Indexed keywords

ANGLE MODULATION; FREQUENCY SHIFT; OUT-PHASING TRANSMITTER; POLAR TRANSMITTER; WIRELESS TRANSMITTER;

FREQUENCY SHIFT KEYING; PHASE LOCKED LOOPS; PHASE MODULATION; SPURIOUS SIGNAL NOISE;

TRANSMITTERS;

EID: 79952071207     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2099450     Document Type: Article

References (41)

1. V. Petrovic and W. Gosling, "Polar-loop transmitter," IEEE Electron. Lett., vol. 15, no. 10, pp. 286-288, May 1979.
2. M. R. Elliott, T. Montalvo, B. P. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A polar modulator transmitter for GSM/EDGE," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2190-2199, Dec. 2004.
3. T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy,D. Koh, D. Ripley, F. Balteanu, and I. Gheorghe, "Quad-band GSM/GPRS/EDGE polar loop transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2179-2189, Dec. 2004.
4. A. W. Hietala, "A Quad-band 8PSK/GMSK polar transceiver," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1133-1141, May 2006.
5. Y. Akamine, S. Tanaka, M. Kawabe, T. Okazaki, Y. Shima, Y. Masahiko, M. Yamamoto, R. Takano, and Y. Kimura, "A polar loop transmitter with digital interface including a loop-bandwidth calibration system," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 348-349.
6. D. Cox, "Linear amplification with nonlinear components," IEEE Trans. Commun., vol. COM-22, no. 12, pp. 1942-1945, Dec. 1974.
7. M. E. Heidari, M. Lee, and A. A. Abidi, "All-digital outphasing modulator for a software-defined transmitter," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1260-1271, Apr. 2009.
8. J. Zhuang, K. Waheed, and R. B. Staszewski, "A technique to reduce phase/frequency modulation bandwidth in a polar RF transmitter," IEEE Trans. Circuits Syst. I, vol. 57, no. 8, pp. 2196-2207, Aug. 2010.
9. T. D. Stetzler, I. G. Post, J. H. Havens, and M. Koyama, "A 2.7-4.5 V single chip GSM transceiver RF integrated circuit," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1421-1429, Dec. 1995.
10. T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, and J. R. Hildersley, "A 2.7-V GSM RF transceiver IC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2089-2096, Dec. 1997.
11. T. A. D. Riley and M. A. Copeland, "A simplified continuous phase modulator technique," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 41, no. 5, pp. 321-328, May 1994.
12. N. M. Filiol, T. A. D. Riley, C. Plett, and M. A. Copeland, "An agile ISM band frequency synthesizer with built-inGMSKdata modulation," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 998-1008, Jul. 1998. (Pubitemid 128566786)
13. K. Wang, A. Swaminathan, and I. Galton, "Spurious-tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-N PLL," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2787-2797, Dec. 2008.
14. S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz deltasigma fractional-N PLL with 1-Mb/s in-loop modulation," IEEE J. Solid State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
15. E. Temporiti, G. Albasini, I. Bietti, and R. Castello, "A 700-kHz bandwidth ∑Δ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sep. 2004.
16. M. Gupta and B.-S. Song, "A 1.8-GHz spur-cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2842-2851, Dec. 2006.
17. A. Swaminathan, K. J. Wang, and I. Galton, "A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2639-2650, Dec. 2007.
18. S. E. Meninger and M. H. Perrott, "A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 966-980, Apr. 2006.
19. P.-E. Su and S. Pamarti, "A 2-MHz bandwidth Δ-∑ fractional-N synthesizer based on a fractional frequency divider with digital spur suppression," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 2010, pp. 413-416.
20. H. Hedayati, W. Khalil, and B. Bakkaloglu, "A 1 MHz bandwidth, 6 GHz 0.18 μm CMOS type-I Δ∑ fractional-N synthesizer for WiMAX applications," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3244-3252, Dec. 2009.
21. M. H. Perrott, T. L. Tewksbury III, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
22. S.-A. Yu and P. Kinget, "A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation," IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2411-2425, Sep. 2009.
23. W. W. Si, D. Weber, S. Abdollahi-Alibeik, M. Lee, R. Chang, H. Dogan, H. Gan, Y. Rajavi, S. Luschas, S. Ozgur, P. Husted, and M. Zargari, "A single-chip CMOS Bluetooth v2.1 radio SoC," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2896-2904, Dec. 2008.
24. K.-C. Peng, C.-H. Huang, C.-J. Li, and T.-S. Horng, "High- performance frequency-hopping transmitters using two-point delta-sigma modulation," IEEE Trans. Microwave Theory Tech., vol. 52, no. 11, pp. 2529-2535, Nov. 2004.
25. S. Lee, J. Lee, H. Park, K.-Y. Lee, and S. Nam, "Self-calibrated two-point delta-sigma modulation technique for RF transmitters," IEEE J. Solid-State Circuits, vol. 58, no. 7, pp. 1748-1757, Jul. 2010.
26. R. B. Staszewski et al., "All-digital PLL and transmitter for mobile phones," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.
27. C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, "A low-noise wide-BW 3.6-GHz digital Δ∑ fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and quantization noise cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776-2786, Dec. 2008.
28. M. Lee, M. E. Heidari, and A. A. Abidi, "A low-noise wideband digital phase-locked loop based on a coarse-fine time-to-digital converter with subpicosecond resolution," IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2808-2816, Oct. 2009.
29. M. Zanuso, S. Levantino, C. Samori, and A. Lacaita, "A 3 MHz-BW 3.6 GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 476-477.
30. R. B. Staszewski et al., "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
31. S. Akhtar, M. Ipek, J. Lin, R. B. Staszewski, and P. Litmanen, "Quad band digitally controlled oscillator for WCDMA transmitter in 90 nm CMOS," in Proc. IEEE Custom Integrated Circuits Conf. (CICC) Proc., Oct. 2006, pp. 129-132. (Pubitemid 351246335)
32. S. Akhtar, P. Litmanen, M. Ipek, J. Lin, S. Pennisi, F.-J. Huang, and R. B. Staszewski, "Analog path for triple band WCDMA polar modulated transmitter in 90 nm CMOS," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig., Jun. 2007, pp. 185-188. (Pubitemid 47486648)
33. Y.-H. Liu and T.-H. Lin, "A wideband PLL-based G/FSK transmitter in 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2452-2462, Sep. 2009.
34. H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 835-846, Jun. 2000.
35. A. Swaminathan, A. Panigada, E. Masry, and I. Galton, "A digital requantizer with shaped quantization noise that remains well behaved after nonlinear distortion," IEEE Trans. Signal Process., vol. 55, no. 11, pp. 5382-5394, Nov. 2007. (Pubitemid 350130748)
36. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters-Theory, Design, and Simulation. New York: IEEE Press, 1997.
37. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig., Jun. 2003, pp. 81-84.
38. R. B. Staszewski, D. Leipold, and P. T. Balsara, "Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 887-892, Nov. 2003.
39. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit Δ∑ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
40. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
41. N. Krishnapura and P. R. Kinget, "A 5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1019-1024, Jul. 2000.