A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 9, 2009, Pages 2411-2425

  Yu, Shih An ^a   Kinget, Peter ^a  

^a Columbia University ^*  (United States)

Author keywords

Fractional N; Frequency synthesis; GFSK; ISM; Modulator; RF; Ultra low voltage; Voltage controlled oscillator

Indexed keywords

FRACTIONAL-N; FREQUENCY SYNTHESIS; GFSK; ISM; RF; ULTRA-LOW VOLTAGE; VOLTAGE-CONTROLLED OSCILLATOR;

ELECTRIC CONVERTERS; FREQUENCY SYNTHESIZERS; MODULATORS; VARIABLE FREQUENCY OSCILLATORS; VOLTAGE DIVIDERS;

MODULATION;

EID: 70249127652     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2023156     Document Type: Article

References (52)

1. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
2. International Technology Roadmap for Semiconductors, 2007 [Online]. Available: http:www.itrs.net
3. P. R. Kinget, "Designing analog and RF circuits for ultra-low supply voltages," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2007, pp. 58-67.
4. C. Wann et al., "CMOS with active well bias for low-power and RF/analog applications," in Symp. VLSI Technology Dig. Tech. Papers, 2000, pp. 158-159.
5. S. Chatterjee, Y. Tsividis, and P. Kinget, "0.5-V analog circuit techniques and their application in OTA and filter design," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2373-2387, Dec. 2005.
6. M. Deen et al., "Low-power CMOS integrated circuits for radio frequency applications," IEE Proc. G-Circuits, Devices and Systems, vol. 152, no. 5, pp. 509-522, 2005. (Pubitemid 41537618)
7. K. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 496-507, Mar. 2007.
8. N. Stanic, A. Balankutty, P. Kinget, and Y. Tsividis, "A 2.4-GHz ISM-band sliding-IF receiver with a 0.5-V supply," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1138-1145, May 2008.
9. T. Kim, H. Eom, J. Keane, and C. Kim, "Utilizing reverse short channel effect for optimal subthreshold circuit design," in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), 2006, pp. 127-130.
10. J. Shen and P. Kinget, "A 0.5-V 8-bit 10-Ms/s pipelined ADC in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 787-795, Apr. 2008.
11. M. Harada, T.Tsukahara, and J. Yamada, "0.5-1 V 2GHz RFfront-end circuits in CMOS/SIMOX," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2000, pp. 378-379.
12. S. Yu and P. Kinget, "A 0.65 V 2.5 GHz fractional-N frequency synthesizer in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 304-604.
13. T. Riley and M. Copeland, "A simplified continuous phase modulator technique," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 41, no. 5, pp. 321-328, May 1994.
14. L. Larson, P. Asbeck, and D. Kimball, "Multifunctional RF transmitters for next generation wireless transceivers," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2007, pp. 753-756.
15. R. Meyers and P. Waters, "Synthesiser review for Pan-European digital cellular radio," in IEE Colloquium on VLSI Implementations for Second Generation Digital Cordless and Mobile Telecommunication Systems, 1990, p. 8.
16. D. Theil et al., "A fully integrated CMOS frequency synthesizer for Bluetooth," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2001, pp. 103-106.
17. C. Durdodt etal, "Alow-IF RX two-point E A-modulation TX CMOS single-chip Bluetooth solution," IEEE Trans. Microw. Theory Tech., vol. 49, no. 9, pp. 1531-1537, Sep. 2001.
18. B. Neurauter, G. Marzinger, A. Schwarz, and R. Vuketich, "GSM 900/DCS 1800 fractional-N modulator with two-point-modulation," in IEEEMTT-S Int. Microwave Symp. Dig., 2002, vol. 1, pp. 425-428.
19. K. Peng, J. Jau, and T. Horng, "A novel EER transmitter using two-point delta-sigma modulation scheme for WLAN and 3G applications," in IEEE MTT-S Int. Microwave Symp. Dig., 2002, vol. 3, pp. 1651-1654.
20. C. Cojocaru et al., "A 43 mW Bluetooth transceiver with 91 dBm sensitivity," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 90, 480.
21. T. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
22. E. Xiao, J. Yuan, and H. Yang, "Hot-carrier and soft-breakdown effects on VCO performance," IEEE Trans. Microw. Theory Tech., vol. 50, no. 11, pp. 2453-2458, Nov. 2002. (Pubitemid 35369852)
23. E. Xiao, J. Yuan, and H. Yang, "CMOS RF and DC reliability subject to hot carrier stress and oxide soft breakdown," IEEE Trans. Device Mater. Reliabil., vol. 4, no. 1, pp. 92-98, Mar. 2004.
24. R. Degraeve, B. Kaczer, and G. Groeseneken, "Ultra-thin oxide reliability: Searching for the thickness scaling limit," Microelectron. Reliabil., vol. 40, no. 4-5, pp. 697-701, 2000. (Pubitemid 30859102)
25. N. Itoh, B. De Muer, and M. Steyaert, "Low supply voltage fully integrated CMOS VCO with three terminals spiral inductor," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 1999, pp. 194-197.
26. A. Hajimiri and T. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
27. E. Hegazi, J. Rael, and A. Abidi, The Designer's Guide to High-Purity Oscillators. Boston, MA: Kluwer Academic, 2005.
28. A. Kral, F. Behbahani, and A. Abidi, "RF-CMOS oscillators with switched tuning," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1998, pp. 555-558.
29. W. Wilson, U. Moon, K. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct. 2000.
30. C. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 777-783, May 2001.
31. 2 silicon area," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2002, pp. 90-91.
32. N. Fong et al., "Design of wideband CMOS VCO for multiband wireless LAN applications," IEEE J. Solid-State Circuits, vol. 38, no. 8, p. 1333, Aug. 2003.
33. C. Vaucheretal., "A family of low-power truly modular programmable dividers in standard 0.35-/.m CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
34. D. Leenaerts et al., "A 15-mW fully integrated I/Q synthesizer for Bluetooth in 0.18 jim CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1155-1162, Jul. 2003.
35. Y. Yang et al, "A quantization noise suppression technique for AE fractional-N frequency synthesizers," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2500-2511, Nov. 2006.
36. Y. Ji-Ren, I. Karlsson, and C. Svensson, "A true single-phase-clock dynamic CMOS circuit technique," IEEE J. Solid-State Circuits, vol. SSC-22, no. 5, pp. 899-901, Oct. 1987.
37. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998.
38. S. Narendra et al., "Ultra-low voltage circuits and processor in 180 nm to 90 nm technologies with a swapped-body biasing technique," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 156-518.
39. C. Lam and B. Razavi, "A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-fj.m CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 788-794, May 2000.
40. M. Perrott, T. Tewksbury , III, and C. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
41. IEEE 802.15.1, 2002 Standard, 2002.
42. W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order AE modulator," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1453-1460, Oct. 2000.
43. S. Heinen, S. Beyer, and J. Fenk, "A 3.0 V 2 GHz transmitter IC for digital radio communication with integrated VCOs," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1995, pp. 150-151.
44. S. Heinen et al., "A 2.7 V 2.5 GHz bipolar chipset for digital wireless communication," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1997, pp. 306-307.
45. D. McMahill and C. Sodini, "A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated EA frequency synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 18-26, Jan. 2002.
46. S. Lee et al, "A quad-band GSM-GPRS transmitter with digital auto-calibration," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2200-2214, Dec. 2004.
47. R. Staszewski et al., "Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 887-892, Nov. 2003.
48. H. Ahn et al., "VCO gain calibration technique for GSM/EDGE polar modulated transmitter," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2008, pp. 383-386.
49. S. Wilingham et al, "An integrated 2.5 GHz EA frequency synthesizer with 5fj,s settling and 2 Mb/s closed loop modulation," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2000, pp. 200-201.
50. B. Huff, D. Draskovic, N. Semicond, and C. San Diego, "A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2003, pp. 173-176.
51. S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
52. M. Marletta et al., "Fully integrated fractional PLL for Bluetooth application," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2005, pp. 557-560.