5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 7, 2000, Pages 1019-1024

  Krishnapura, Nagendra ^a,b   Kinget, Peter R ^a,c  

^a LUCENT TECHNOLOGIES   (United States)

^b Och Spine at New York Presbyterian Hospitals   (United States)

^c BROADCOM CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLIP FLOP CIRCUITS; FREQUENCY DIVIDING CIRCUITS; INTEGRATED CIRCUIT LAYOUT; SWITCHING CIRCUITS; VOLTAGE CONTROL;

GLITCH-FREE PHASE SWITCHING ARCHITECTURES;

CMOS INTEGRATED CIRCUITS;

EID: 0034228929     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.848211     Document Type: Article

References (13)

1. U. Rohde, Digital PLL Frequency Synthesizers: Theory and Design. Englewood Cliffs, NJ: Prentice-Hall, 1983.
2. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 890-897, July 1996.
3. F. Mu, et al., "Digital multiphase clock/pattern generator," IEEE J. Solid-State Circuits, vol. 34, pp. 182-191, Feb. 1999.
4. M. H. Perrott, "Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers," Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, Sept. 1997.
5. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
6. B. Razavi, et al., "Design of high-speed, low-power frequency dividers and phase locked loops in deep submicron CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 101-109, Feb. 1995.
7. N. Krishnapura and P. Kinget, "A 5.3 GHz programmable divider for HiPerLAN in 0.25 μm CMOS," in Proc. 1999 Eur. Solid State Circuits Conf., 1999, pp. 144-147.
8. W. F. Egan, "Modeling phase noise in frequency dividers," IEEE Trans. Ultrason., Ferroelect., Freq. Contr., vol. 37, pp. 307-315, July 1990.
9. B. De Muer and M. Steyaert, "A single ended 1.5 GHz 8/9 dual modulus prescaler in 0.7μm CMOS technology with low phase noise and high input sensitivity," in Proc. 1998 Eur. Solid State Circuits Conf., 1998, pp. 256-259.
10. M. Kurisu, et al., "An 11.8 GHz 31-mW CMOS frequency divider," in 1997 Symp. VLSI Circuits Dig. Tech. Papers, 1997, pp. 73-74.
11. N. Foroudi and T. Kwasniewski, "CMOS high-speed dual-modulus frequency divider tor RF frequency synthesis," IEEE J. Solid-State Circuits, vol. 30, pp. 93-100, Feb. 1995.
12. H.-I. Cong, et al., "A 2 GHz CMOS dual-modulus prescalar IC," IEEE J. Solid-State Circuits, vol. 23, pp. 1189-1194, Oct. 1988.
13. T. Maeda, et al., "An ultra low power consumption high-speed GaAs 256/258 dual-modulus prescaler IC," in Proc. 1997 IEEE GaAs IC Symp., 1997, pp. 175-178.