-
1
-
-
4444377645
-
A 700 kHz bandwidth Δσ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications
-
Sep
-
E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, "A 700 kHz bandwidth Δσ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sep. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.9
, pp. 1446-1454
-
-
Temporiti, E.1
Albasini, G.2
Bietti, I.3
Castello, R.4
Colombo, M.5
-
2
-
-
0742268982
-
A wideband 2.4 GHz Δσ fractional-N PLL with 1 Mb/s in-loop modulation
-
Jan
-
S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4 GHz Δσ fractional-N PLL with 1 Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.1
, pp. 49-62
-
-
Pamarti, S.1
Jansson, L.2
Galton, I.3
-
3
-
-
33645653510
-
A 1 MHz bandwidth 3.6 GHz 0.18 μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise
-
Apr
-
S. E. Meninger and M. H. Perrott, "A 1 MHz bandwidth 3.6 GHz 0.18 μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 966-980, Apr. 2006.
-
(2006)
IEEE J. Solid-State Circuits
, vol.41
, Issue.4
, pp. 966-980
-
-
Meninger, S.E.1
Perrott, M.H.2
-
4
-
-
34548830412
-
A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation
-
A. Swaminathan, K. J. Wang, and I. Galton, "A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 302-303.
-
(2007)
IEEE ISSCC Dig. Tech. Papers
, pp. 302-303
-
-
Swaminathan, A.1
Wang, K.J.2
Galton, I.3
-
5
-
-
33845663553
-
A 1.8 GHz spur cancelled fractional-N frequency synthesizer with LMS based DAC gain calibration
-
Dec
-
M. Gupta and B. S. Song, "A 1.8 GHz spur cancelled fractional-N frequency synthesizer with LMS based DAC gain calibration," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2842-2851, Dec. 2006.
-
(2006)
IEEE J. Solid-State Circuits
, vol.41
, Issue.12
, pp. 2842-2851
-
-
Gupta, M.1
Song, B.S.2
-
7
-
-
0026169365
-
A multiple modulator fractional divider
-
Jun
-
B. Miller and B. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, no. 3, pp. 578-583, Jun. 1991.
-
(1991)
IEEE Trans. Instrum. Meas.
, vol.40
, Issue.3
, pp. 578-583
-
-
Miller, B.1
Conley, B.2
-
8
-
-
0027590694
-
Delta-Sigma modulation in fractional-N frequency synthesis
-
May
-
T. A. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, Issue.5
, pp. 553-559
-
-
Riley, T.A.1
Copeland, M.A.2
Kwasniewski, T.A.3
-
9
-
-
0036685487
-
A modeling approach for Δσ fractional-N frequency synthesizers allowing straightforward noise analysis
-
Aug
-
M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for Δσ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1028-1038, Aug. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.8
, pp. 1028-1038
-
-
Perrott, M.H.1
Trott, M.D.2
Sodini, C.G.3
-
10
-
-
34047158126
-
Statistics of the quantization noise in 1-bit dithered single-quantizer digital Δσ modulators
-
Mar
-
S. Pamarti, J. Welz, and I. Galton, "Statistics of the quantization noise in 1-bit dithered single-quantizer digital Δσ modulators," IEEE Trans. Circuits Syst. I, vol. 54, no. 3, pp. 492-503, Mar. 2007.
-
(2007)
IEEE Trans. Circuits Syst. i
, vol.54
, Issue.3
, pp. 492-503
-
-
Pamarti, S.1
Welz, J.2
Galton, I.3
-
11
-
-
0344943240
-
Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs
-
Nov
-
S. Pamarti and I. Gallon, "Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 50, no. 11, pp. 829-838, Nov. 2003.
-
(2003)
IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process
, vol.50
, Issue.11
, pp. 829-838
-
-
Pamarti, S.1
Gallon, I.2
-
13
-
-
0032122773
-
A wide-band tuning system for fully integrated satellite receivers
-
Jul
-
C. S. Vaucher and D. Kasperkovitz, "A wide-band tuning system for fully integrated satellite receivers," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 987-997, Jul. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.7
, pp. 987-997
-
-
Vaucher, C.S.1
Kasperkovitz, D.2
-
14
-
-
39749115074
-
A 14 b 100 MS/s DAC with fully segmented dynamic element matching
-
K.-L. Chan and I. Galton, "A 14 b 100 MS/s DAC with fully segmented dynamic element matching," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 390-391.
-
(2006)
IEEE ISSCC Dig. Tech. Papers
, pp. 390-391
-
-
Chan, K.-L.1
Galton, I.2
-
15
-
-
0017542211
-
A necessary and sufficient condition for quantization errors to be uniform and white
-
Oct
-
A. B. Sripad and L. Snyder, "A necessary and sufficient condition for quantization errors to be uniform and white," IEEE Trans. Acoust. Speech Signal Process., vol. ASSP-25, no. 5, pp. 442-448, Oct. 1977.
-
(1977)
IEEE Trans. Acoust. Speech Signal Process
, vol.ASSP-25
, Issue.5
, pp. 442-448
-
-
Sripad, A.B.1
Snyder, L.2
-
16
-
-
0035641109
-
A13mW2 GHz/520 MHz dual-band frequency synthesizer for PCS applications
-
Jul
-
J. Lee, S.-O. Lee, M. Yoh, I. Ryu, and B.-H. Park, "A13mW2 GHz/520 MHz dual-band frequency synthesizer for PCS applications," J. Korean Phys. Soc., vol. 39, no. 1, pp. 8-13, Jul. 2001.
-
(2001)
J. Korean Phys. Soc.
, vol.39
, Issue.1
, pp. 8-13
-
-
Lee, J.1
Lee, S.-O.2
Yoh, M.3
Ryu, I.4
Park, B.-H.5
-
17
-
-
10444254645
-
A quad-band GSM-GPRS transmitter with digital auto-calibration
-
Dec
-
S. T. Lee, S. J. Fang, D. J. Allstot, A. Bellaouar, A. R. Fridi, and P. A. Fontaine, "A quad-band GSM-GPRS transmitter with digital auto-calibration," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2200-2214, Dec. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.12
, pp. 2200-2214
-
-
Lee, S.T.1
Fang, S.J.2
Allstot, D.J.3
Bellaouar, A.4
Fridi, A.R.5
Fontaine, P.A.6
|