Experimental analysis of partial-SET state stability in phase-change memories

IEEE Transactions on Electron Devices

Volumn 58, Issue 2, 2011, Pages 517-522

  Braga, Stefania ^a   Cabrini, Alessandro ^a   Torelli, Guido ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

Data retention; drift; mutilevel storage; partial SET programming; phase change memories

Indexed keywords

DATA RETENTION; DRIFT; MUTILEVEL STORAGE; PHASE CHANGE; SET PROGRAMMING;

FLASH MEMORY; INNOVATION; NONVOLATILE STORAGE; PHASE STABILITY;

PHASE CHANGE MEMORY;

EID: 79151478815     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2010.2090157     Document Type: Article

References (25)

1. L. Geppert, "The new indelible memories," IEEE Spectr., vol. 40, no. 3, pp. 48-54, Mar. 2003.
2. F. Pellizzer, A. Benvenuti, B. Gleixner, Y. Kim, B. Johnson, M. Magistretti, T. Marangon, A. Pirovano, R. Bez, and G. Atwood, "A 90 nm phase change memory technology for stand-alone non-volatile memory applications," in VLSI Symp. Tech. Dig., 2006, pp. 122-123.
3. Y. Zhang, J. Feng, Y. Zhang, Z. Zhang, Y. Lin, T. Tang, B. Cai, and B. Chen, "Multi-bit storage in reset process of phase-change random access memory (PRAM)," Phys. Stat. Sol.-Rapid Res. Lett., vol. 1, no. 1, pp. R28-R30, 2006.
4. I. V. Karpov and S. A. Kostylev, "SET programming in phase change memories," IEEE Electron Device Lett., vol. 27, no. 10, pp. 808-810, Oct. 2006.
5. F. Bedeschi, R. Fackenthal, C. Resta, E. Donzetti, M. Jagasivamani, F. Pellizzer, D. Chow, D. Mills, A. Cabrini, G. Calvi, R. Faravelli, A. Fantini, R. Gastaldi, G. Torelli, and G. Casagrande, "A multi-level-cell bipolar-selected phase-change memory," in Proc. IEEE Int. Solid-State Circuit Conf. Dig. Tech. Papers, Feb. 2008, pp. 428-625.
6. A. Pirovano, A. Lacaita, F. Pellizzer, S. Kostylev, A. Benvenuti, and R. Bez, "Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials," IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 714-719, May 2004.
7. S. Senkader and C. D. Wright, "Models for phase-change of Ge2Sb2Te5 in optical and electrical memory devices," J. Appl. Phys., vol. 95, no. 2, pp. 504-511, Jan. 2004.
8. S. Braga, A. Cabrini, and G. Torelli, "Data retention of partial-set states in phase change memories," in Proc. 3rd Int. Nanoelectron. Conf., Jan. 2010, pp. 1287-1288.
9. A. Redaelli, D. Ielmini, U. Russo, and A. L. Lacaita, "Intrinsic data retention in nanoscaled phase-change memories-Part II: Statistical analysis and prediction of failure time," IEEE Trans. Electron Devices, vol. 53, no. 12, pp. 3040-3046, Dec. 2006.
10. U. Russo, D. Ielmini, and A. Lacaita, "A physics-based crystallization model for retention in phase-change memories," in Proc. IEEE Int. Reliab. Phys. Symp., Apr. 15-19, 2007, pp. 547-553.
11. D.-H. Kang, J.-H. Lee, J. Kong, D. Ha, J. Yu, C. Um, J. Park, F. Yeung, J. Kim, W. Park, Y. Jeon, M. Lee, J. Park, Y. Song, J. Oh, G. Jeong, and H. Jeong, "Two-bit cell operation in diode-switch phase change memory cells with 90 nm technology," in VLSI Symp. Tech. Dig., 2008, pp. 98-99.
12. D. Mantegazza, D. Ielmini, A. Pirovano, and A. Lacaita, "Incomplete filament crystallization during set operation in PCM cells," IEEE Electron Device Lett., vol. 31, no. 4, pp. 341-343, Apr. 2010.
13. F. Bedeschi, R. Bez, C. Boffino, E. Bonizzoni, E. C. Buda, G. Casagrande, L. Costa, M. Ferraro, R. Gastaldi, O. Khouri, F. Ottogalli, F. Pellizzer, A. Pirovano, C. Resta, G. Torelli, and M. Tosi, "4-Mb MOSFET-selected ìtrench phase-change memory experimental chip," IEEE J. Solid State Circuits, vol. 40, no. 7, pp. 1557-1565, Jul. 2005.
14. F. Bedeschi, C. Boffino, E. Bonizzoni, O. Khouri, C. Resta, and G. Torelli, "Bit-line biasing technique for phase-change memories," in Proc. ICSES, 2004, pp. 229-232.
15. F. Bedeschi, C. Boffino, E. Bonizzoni, C. Resta, G. Torelli, and D. Zella, "Set-sweep programming pulse for phase-change memories," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 967-970.
16. F. Bedeschi, R. Fackenthal, C. Resta, E. Donze, M. Jagasivamani, E. Buda, F. Pellizzer, D. Chow, A. Cabrini, G. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande, "A multilevel- cell bipolar-selected phase-change memory," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 428-625.
17. S. Braga, A. Cabrini, and G. Torelli, "Dependence of resistance drift on the amorphous cap size in phase change memory arrays," Appl. Phys. Lett., vol. 94, no. 9, p. 092 112, Mar. 2009.
18. S. Lavizzari, D. Ielmini, D. Sharma, and A. L. Lacaita, "Structural relaxation in chalcogenide-based phase change memories (PCMs): From defect-annihilation kinetic to device-reliability prediction," in Proc. Eur. Phase Change Ovonics Symp., 2008.
19. D. Ielmini, D. Sharma, S. Lavizzari, and A. Lacaita, "Physical mechanism and temperature acceleration of relaxation effects in phase-change memory cells," in Proc. IEEE Int. Reliab. Phys. Symp., May 2008, pp. 597-603.
20. A. L. Lacaita, A. Redaelli, D. Ielmini, F. Pellizzer, A. Pirovano, A. Benvenuti, and R. Bez, "Electrothermal and phase-change dynamics in chalcogenide-based memories," in IEDM Tech. Dig., Dec. 13-15, 2004, pp. 911-914.
21. D. Ielmini, D. Mantegazza, A. Lacaita, A. Pirovano, and F. Pellizzer, "Parasitic reset in the programming transient of PCMs," IEEE Electron Device Lett., vol. 26, no. 11, pp. 799-801, Nov. 2005.
22. A. Redaelli, A. Pirovano, A. Benvenuti, and A. L. Lacaita, "Threshold switching and phase transition numerical models for phase change memory simulations," J. Appl. Phys., vol. 103, no. 11, p. 111 101, Jun. 2008.
23. A. Chimenton, C. Zambelli, and P. Olivo, "A new analytical model of the erasing operation in phase-change memories," IEEE Electron Device Lett., vol. 31, no. 3, pp. 198-200, Mar. 2010.
24. D. Fugazza, D. Ielmini, S. Lavizzari, and A. L. Lacaita, "Distributed- Poole-Frenkel modeling of anomalous resistance scaling and fluctuations in phase-change memory (PCM) devices," in IEDM Tech. Dig., 2009, pp. 1-4.
25. A. Cabrini, S. Braga, A. Manetto, and G. Torelli, "Voltage-driven multilevel programming in phase change memories," in Proc. Int. Workshop Memory Technol., Des., Test., 2009, pp. 3-6.