Data retention of partial-SET states in phase change memories

INEC 2010 - 2010 3rd International Nanoelectronics Conference, Proceedings

Volumn , Issue , 2010, Pages 1287-1288

  Braga, Stefania ^a   Cabrini, Alessandro ^a   Torelli, Guido ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DATA RETENTION; IN-PHASE; KEY ISSUES; MULTI-LEVEL; NON-VOLATILE; OPTIMIZED ALGORITHMS; PROGRAMMING PULSE; RESISTANCE LEVEL; STORAGE TECHNOLOGY;

FLASH MEMORY; INNOVATION; NANOELECTRONICS; OPTIMIZATION; PULSE CODE MODULATION; SEMICONDUCTOR STORAGE;

PHASE CHANGE MEMORY;

EID: 77951659943     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INEC.2010.5424897     Document Type: Conference Paper

References (12)

1. L. Geppert, "The new indelible memories," IEEE Spectrum, vol.40, no.3, pp. 48-54, Mar 2003.
2. I. V. Karpov and S. A. Kostylev, "SET to RESET Programming in Phase Change Memories," IEEE Elect. Dev. Lett., vol. 27, pp. 808-810, Oct. 2006.
3. Y. Zhang et al "Multi-bit storage in reset process of Phase Change Random Access Memory (PRAM)" Physica Status Solidi- RRL, vol.1, no.1, pp. R28-R30, 2006.
4. F. Bedeschi et al "A multi-level cell bipolar-selected phase-change memory," Proc. of IEEE ISSCC08, Feb. 2008.
5. A. Pirovano et al "Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials," IEEE Trans. on Elect. Dev., vol.51, no.5, pp. 714-719, May 2004.
6. S. Senkader and C. D. Wright, "Models for phase-change of Ge2Sb2Te5 in optical and electrical memory devices," J. of Appl. Phys., 2004.
7. U. Russo, D. Ielmini, and A. Lacaita, "A physics-based crystallization model for retention in phase-change memories," Proc. of IEEE Int. Rel. Phys. Symp., pp. 547-553, 15-19 April 2007.
8. A. Redaelli, D. Ielmini, U. Russo, and A. L. Lacaita, "Intrinsic data retention in nanoscaled phase-change memoriespart ii: Statistical analysis and prediction of failure time," IEEE Trans. on Elect. Dev., vol.53, no.12, pp. 3040-3046, Dec. 2006.
9. F. Bedeschi et al "4-Mb MOSFET-Selected μtrench phase-change memory experimental chip," IEEE J. of Solid State Circ., vol.40, no.7, pp. 1557-1565, July 2005.
10. A.L Lacaita, A. Redaelli, D. Ielmini, F. Pellizzer, A. Pirovano, A. Benvenuti, and R. Bez, "Electrothermal and phase-change dynamics in chalcogenide-based memories," . Proc. of IEEE IEDM, vol., no., pp. 911-914, 13-15 Dec. 2004
11. S. Braga, A. Cabrini, and G. Torelli, "Dependence of resistance drift on the amorphous cap size in phase change memory arrays," Appl. Phys. Lett., vol.94, no.9, p. 092112, 2009.
12. D. Ielmini, D. Sharma, S. Lavizzari, and A. Lacaita, "Physical mechanism and temperature acceleration of relaxation effects in phase-change memory cells," ," Proc. of IEEE Int. Rel. Phys. Symp., pp. 597-603, 27 April 2008-May 1 2008.